Initial checkin

diff --git a/.gitignore b/.gitignore
new file mode 100644 (file)
index 0000000..b2b66b6
--- /dev/null
+++ b/.gitignore
@@ -0,0 +1,3 @@
+# Backup files
+*~
+\#*

diff --git a/electronics/Makefile b/electronics/Makefile
new file mode 100644 (file)
index 0000000..57e74d0
--- /dev/null
+++ b/electronics/Makefile
@@ -0,0 +1,32 @@
+NAME = buildbotics-controller
+SCHEMATICS = $(wildcard *.sch)
+
+all:
+
+schematics:
+       gschem $(SCHEMATICS)&
+
+pcb:
+       pcb $(NAME).pcb&
+
+bom:
+       gnetlist -g partslist3 -o $(NAME).bom $(SCHEMATICS)
+
+allegro:
+       gnetlist -g allegro -o $(NAME).brd $(SCHEMATICS)
+
+layout: 
+       gsch2pcb --elements-dir footprints/ $(SCHEMATICS) -o $(NAME)
+
+zip:
+       zip $(NAME).zip *.gbr *.cnc
+
+
+clean-layout:
+       rm -f $(NAME).pcb $(NAME).new.pcb $(NAME).net $(NAME).cmd
+
+tidy:
+       rm -f $(shell find . -name \*~) \#* *- *.bak *.log *.backup
+
+clean: tidy
+       rm -f *.cnc *.gbr $(NAME).zip

diff --git a/electronics/README.md b/electronics/README.md
new file mode 100644 (file)
index 0000000..7966b12
--- /dev/null
+++ b/electronics/README.md
@@ -0,0 +1,2 @@
+# Datasheets
+ * [ATxmegaA3U](http://www.atmel.com/Images/Atmel-8386-8-and-16-bit-AVR-Microcontroller-ATxmega64A3U-128A3U-192A3U-256A3U_datasheet.pdf)

diff --git a/electronics/connectors.sch b/electronics/connectors.sch
new file mode 100644 (file)
index 0000000..96d668f
--- /dev/null
+++ b/electronics/connectors.sch
@@ -0,0 +1,237 @@
+v 20130925 2
+C 40000 40000 0 0 0 title-B.sym
+C 41000 44500 1 0 0 DB15-1.sym
+{
+T 42100 49150 5 10 0 0 0 0 1
+device=DB15
+T 41100 49500 5 10 1 1 0 0 1
+refdes=CONN?
+}
+C 42200 49200 1 270 0 3.3V-plus-1.sym
+C 42500 45000 1 90 0 gnd-1.sym
+C 42200 48300 1 0 0 output-1.sym
+{
+T 42300 48600 5 10 0 0 0 0 1
+device=OUTPUT
+T 43100 48300 5 10 1 1 0 0 1
+netname=x_min
+}
+C 42200 47700 1 0 0 output-1.sym
+{
+T 42300 48000 5 10 0 0 0 0 1
+device=OUTPUT
+T 43100 47700 5 10 1 1 0 0 1
+netname=x_max
+}
+C 42200 47100 1 0 0 output-1.sym
+{
+T 42300 47400 5 10 0 0 0 0 1
+device=OUTPUT
+T 43100 47100 5 10 1 1 0 0 1
+netname=y_min
+}
+C 42200 46500 1 0 0 output-1.sym
+{
+T 42300 46800 5 10 0 0 0 0 1
+device=OUTPUT
+T 43100 46500 5 10 1 1 0 0 1
+netname=y_max
+}
+C 42200 45900 1 0 0 output-1.sym
+{
+T 42300 46200 5 10 0 0 0 0 1
+device=OUTPUT
+T 43100 45900 5 10 1 1 0 0 1
+netname=z_min
+}
+C 42200 45300 1 0 0 output-1.sym
+{
+T 42300 45600 5 10 0 0 0 0 1
+device=OUTPUT
+T 43100 45300 5 10 1 1 0 0 1
+netname=z_max
+}
+C 42200 44700 1 0 0 output-1.sym
+{
+T 42300 45000 5 10 0 0 0 0 1
+device=OUTPUT
+T 43100 44700 5 10 1 1 0 0 1
+netname=a_min
+}
+C 42200 48600 1 0 0 output-1.sym
+{
+T 42300 48900 5 10 0 0 0 0 1
+device=OUTPUT
+T 43100 48600 5 10 1 1 0 0 1
+netname=a_max
+}
+C 43000 48200 1 180 0 input-1.sym
+{
+T 43000 47900 5 10 0 0 180 0 1
+device=INPUT
+T 43100 48000 5 10 1 1 0 0 1
+netname=spin_enable
+}
+C 43000 47600 1 180 0 input-1.sym
+{
+T 43000 47300 5 10 0 0 180 0 1
+device=INPUT
+T 43100 47400 5 10 1 1 0 0 1
+netname=spin_dir
+}
+C 43000 47000 1 180 0 input-1.sym
+{
+T 43000 46700 5 10 0 0 180 0 1
+device=INPUT
+T 43100 46800 5 10 1 1 0 0 1
+netname=spin_pwm
+}
+C 43000 46400 1 180 0 input-1.sym
+{
+T 43000 46100 5 10 0 0 180 0 1
+device=INPUT
+T 43100 46200 5 10 1 1 0 0 1
+netname=coolant
+}
+C 47900 41700 1 0 0 header40-2.sym
+{
+T 48150 50200 5 10 0 1 0 0 1
+device=HEADER40
+T 48500 49800 5 10 1 1 0 0 1
+refdes=J?
+}
+C 49600 48600 1 90 0 gnd-1.sym
+C 49600 47000 1 90 0 gnd-1.sym
+C 49600 45800 1 90 0 gnd-1.sym
+C 49600 43800 1 90 0 gnd-1.sym
+C 49600 43000 1 90 0 gnd-1.sym
+C 47600 42000 1 270 0 gnd-1.sym
+C 47600 44800 1 270 0 gnd-1.sym
+C 47600 48000 1 270 0 gnd-1.sym
+C 49300 49700 1 270 0 5V-plus-1.sym
+C 49300 49300 1 270 0 5V-plus-1.sym
+C 47900 49300 1 90 0 3.3V-plus-1.sym
+C 47900 46100 1 90 0 3.3V-plus-1.sym
+C 53000 49800 1 180 0 header26-1.sym
+{
+T 51400 45100 5 10 0 0 180 0 1
+device=HEADER26
+T 52500 50000 5 10 1 1 180 0 1
+refdes=J?
+}
+C 51600 49300 1 90 0 3.3V-plus-1.sym
+C 51600 46100 1 90 0 3.3V-plus-1.sym
+C 53000 49700 1 270 0 5V-plus-1.sym
+C 53000 49300 1 270 0 5V-plus-1.sym
+C 53300 48600 1 90 0 gnd-1.sym
+C 53300 47000 1 90 0 gnd-1.sym
+C 53300 45800 1 90 0 gnd-1.sym
+C 51300 44800 1 270 0 gnd-1.sym
+C 51300 48000 1 270 0 gnd-1.sym
+N 49300 44700 49300 44800 4
+N 53000 44800 49300 44800 4
+N 53000 44800 53000 44700 4
+N 51600 45100 51600 45000 4
+N 51600 45000 47900 45000 4
+N 47900 45000 47900 45100 4
+N 49300 45100 49300 45200 4
+N 53000 45200 49300 45200 4
+N 53000 45200 53000 45100 4
+N 51600 45500 51600 45400 4
+N 51600 45400 47900 45400 4
+N 47900 45400 47900 45500 4
+N 53000 45500 53000 45600 4
+N 53000 45600 49300 45600 4
+N 49300 45600 49300 45500 4
+N 51600 45900 51600 45800 4
+N 51600 45800 47900 45800 4
+N 47900 45800 47900 45900 4
+N 49300 46300 49300 46100 4
+N 53000 46100 49300 46100 4
+N 53000 46100 53000 46300 4
+C 51100 49000 1 0 0 nc-left-1.sym
+{
+T 51100 49400 5 10 0 0 0 0 1
+value=NoConnection
+T 51100 49800 5 10 0 0 0 0 1
+device=DRC_Directive
+}
+C 51100 48600 1 0 0 nc-left-1.sym
+{
+T 51100 49000 5 10 0 0 0 0 1
+value=NoConnection
+T 51100 49400 5 10 0 0 0 0 1
+device=DRC_Directive
+}
+C 51100 48200 1 0 0 nc-left-1.sym
+{
+T 51100 48600 5 10 0 0 0 0 1
+value=NoConnection
+T 51100 49000 5 10 0 0 0 0 1
+device=DRC_Directive
+}
+C 51100 47400 1 0 0 nc-left-1.sym
+{
+T 51100 47800 5 10 0 0 0 0 1
+value=NoConnection
+T 51100 48200 5 10 0 0 0 0 1
+device=DRC_Directive
+}
+C 51100 47000 1 0 0 nc-left-1.sym
+{
+T 51100 47400 5 10 0 0 0 0 1
+value=NoConnection
+T 51100 47800 5 10 0 0 0 0 1
+device=DRC_Directive
+}
+C 51100 46600 1 0 0 nc-left-1.sym
+{
+T 51100 47000 5 10 0 0 0 0 1
+value=NoConnection
+T 51100 47400 5 10 0 0 0 0 1
+device=DRC_Directive
+}
+C 53000 46600 1 0 0 nc-right-1.sym
+{
+T 53100 47100 5 10 0 0 0 0 1
+value=NoConnection
+T 53100 47300 5 10 0 0 0 0 1
+device=DRC_Directive
+}
+C 53000 47400 1 0 0 nc-right-1.sym
+{
+T 53100 47900 5 10 0 0 0 0 1
+value=NoConnection
+T 53100 48100 5 10 0 0 0 0 1
+device=DRC_Directive
+}
+C 53000 47800 1 0 0 nc-right-1.sym
+{
+T 53100 48300 5 10 0 0 0 0 1
+value=NoConnection
+T 53100 48500 5 10 0 0 0 0 1
+device=DRC_Directive
+}
+C 53000 48200 1 0 0 nc-right-1.sym
+{
+T 53100 48700 5 10 0 0 0 0 1
+value=NoConnection
+T 53100 48900 5 10 0 0 0 0 1
+device=DRC_Directive
+}
+C 50100 48000 1 180 0 input-1.sym
+{
+T 50100 47700 5 10 0 0 180 0 1
+device=INPUT
+T 50200 47800 5 10 1 1 0 0 1
+netname=serial_tx
+}
+C 49300 48200 1 0 0 output-1.sym
+{
+T 49400 48500 5 10 0 0 0 0 1
+device=OUTPUT
+T 50200 48200 5 10 1 1 0 0 1
+netname=serial_rx
+}
+T 50000 40700 9 10 1 0 0 0 1
+Connectors

diff --git a/electronics/gafrc b/electronics/gafrc
new file mode 100644 (file)
index 0000000..6e40065
--- /dev/null
+++ b/electronics/gafrc
@@ -0,0 +1 @@
+(component-library "./symbols")

diff --git a/electronics/microprocessor.sch b/electronics/microprocessor.sch
new file mode 100644 (file)
index 0000000..a21cc6d
--- /dev/null
+++ b/electronics/microprocessor.sch
@@ -0,0 +1,213 @@
+v 20130925 2
+C 40000 40000 0 0 0 title-B.sym
+C 47100 41300 1 0 0 gnd-1.sym
+N 46300 41900 46300 41600 4
+N 46300 41600 47800 41600 4
+N 46600 41900 46600 41600 4
+N 46900 41900 46900 41600 4
+N 47800 41900 47800 41600 4
+N 47500 41900 47500 41600 4
+N 47200 41900 47200 41600 4
+N 46400 50300 46400 50500 4
+N 45900 50500 47600 50500 4
+N 47600 50300 47600 50500 4
+N 47300 50300 47300 50500 4
+N 47000 50300 47000 50500 4
+N 46700 50300 46700 50500 4
+C 48200 41300 1 0 0 crystal-1.sym
+{
+T 48400 41800 5 10 0 0 0 0 1
+device=CRYSTAL
+T 48400 41100 5 10 1 1 0 0 1
+refdes=X?
+T 48400 42000 5 10 0 0 0 0 1
+symversion=0.1
+}
+C 44700 41800 1 0 0 ATXmegaA3.sym
+{
+T 45100 51500 5 8 0 0 0 0 1
+symversion=1.0
+T 46900 48000 5 26 1 1 270 0 1
+description=ATXmegaA3U
+T 48100 50300 5 8 1 1 0 0 1
+footprint=TQFP64-08
+T 48100 50500 5 10 1 1 0 0 1
+value=ATXmegaA3
+T 48100 50700 5 10 1 1 0 0 1
+refdes=U?
+}
+C 48400 40500 1 90 0 capacitor-1.sym
+{
+T 47700 40700 5 10 0 0 90 0 1
+device=CAPACITOR
+T 48100 41300 5 10 1 1 180 0 1
+refdes=C?
+T 47500 40700 5 10 0 0 90 0 1
+symversion=0.1
+}
+C 49100 40500 1 90 0 capacitor-1.sym
+{
+T 48400 40700 5 10 0 0 90 0 1
+device=CAPACITOR
+T 49200 41300 5 10 1 1 180 0 1
+refdes=C?
+T 48200 40700 5 10 0 0 90 0 1
+symversion=0.1
+}
+N 48900 41400 48900 41900 4
+N 48900 41900 48700 41900 4
+N 48200 41400 48200 41900 4
+N 48200 41900 48400 41900 4
+N 48200 40500 48900 40500 4
+C 48500 40200 1 0 0 gnd-1.sym
+C 46800 50500 1 0 0 3.3V-plus-1.sym
+C 42100 40400 1 0 0 pdi.sym
+{
+T 42800 42300 5 10 1 1 0 0 1
+refdes=J?
+}
+N 45500 41900 45500 41700 4
+N 45500 41700 44700 41700 4
+N 44700 41700 44700 42000 4
+N 44700 42000 43300 42000 4
+N 43300 40800 45800 40800 4
+N 45800 40800 45800 41900 4
+C 43600 40400 1 90 0 gnd-1.sym
+C 43300 41300 1 0 0 nc-right-1.sym
+{
+T 43400 41800 5 10 0 0 0 0 1
+value=NoConnection
+T 43400 42000 5 10 0 0 0 0 1
+device=DRC_Directive
+}
+C 43300 41000 1 0 0 nc-right-1.sym
+{
+T 43400 41500 5 10 0 0 0 0 1
+value=NoConnection
+T 43400 41700 5 10 0 0 0 0 1
+device=DRC_Directive
+}
+C 43700 41900 1 270 0 3.3V-plus-1.sym
+N 43700 41700 43300 41700 4
+N 45900 50300 45900 50500 4
+C 44900 43900 1 180 0 output-1.sym
+{
+T 44800 43600 5 10 0 0 180 0 1
+device=OUTPUT
+T 44000 43900 5 10 1 1 180 0 1
+netname=serial_tx
+}
+C 44100 44000 1 0 0 input-1.sym
+{
+T 44100 44300 5 10 0 0 0 0 1
+device=INPUT
+T 44000 44200 5 10 1 1 180 0 1
+netname=serial_rx
+}
+C 44900 42700 1 180 0 output-1.sym
+{
+T 44800 42400 5 10 0 0 180 0 1
+device=OUTPUT
+T 44000 42700 5 10 1 1 180 0 1
+netname=spi_clk
+}
+C 44900 43300 1 180 0 output-1.sym
+{
+T 44800 43000 5 10 0 0 180 0 1
+device=OUTPUT
+T 44000 43300 5 10 1 1 180 0 1
+netname=spi_mosi
+}
+C 44100 42800 1 0 0 input-1.sym
+{
+T 44100 43100 5 10 0 0 0 0 1
+device=INPUT
+T 44000 43000 5 10 1 1 180 0 1
+netname=spi_miso
+}
+C 50000 42700 1 180 0 input-1.sym
+{
+T 50000 42400 5 10 0 0 180 0 1
+device=INPUT
+T 50100 42500 5 10 1 1 0 0 1
+netname=a_max
+}
+C 50000 43000 1 180 0 input-1.sym
+{
+T 50000 42700 5 10 0 0 180 0 1
+device=INPUT
+T 50100 42800 5 10 1 1 0 0 1
+netname=a_min
+}
+C 50000 45300 1 180 0 input-1.sym
+{
+T 50000 45000 5 10 0 0 180 0 1
+device=INPUT
+T 50100 45100 5 10 1 1 0 0 1
+netname=z_max
+}
+C 50000 45600 1 180 0 input-1.sym
+{
+T 50000 45300 5 10 0 0 180 0 1
+device=INPUT
+T 50100 45400 5 10 1 1 0 0 1
+netname=z_min
+}
+C 50000 47900 1 180 0 input-1.sym
+{
+T 50000 47600 5 10 0 0 180 0 1
+device=INPUT
+T 50100 47700 5 10 1 1 0 0 1
+netname=y_max
+}
+C 50000 48200 1 180 0 input-1.sym
+{
+T 50000 47900 5 10 0 0 180 0 1
+device=INPUT
+T 50100 48000 5 10 1 1 0 0 1
+netname=y_min
+}
+C 44100 48000 1 0 0 input-1.sym
+{
+T 44100 48300 5 10 0 0 0 0 1
+device=INPUT
+T 44000 48200 5 10 1 1 180 0 1
+netname=x_min
+}
+C 44100 47700 1 0 0 input-1.sym
+{
+T 44100 48000 5 10 0 0 0 0 1
+device=INPUT
+T 44000 47900 5 10 1 1 180 0 1
+netname=x_max
+}
+C 49200 45700 1 0 0 output-1.sym
+{
+T 49300 46000 5 10 0 0 0 0 1
+device=OUTPUT
+T 50100 45700 5 10 1 1 0 0 1
+netname=coolant
+}
+C 49200 48300 1 0 0 output-1.sym
+{
+T 49300 48600 5 10 0 0 0 0 1
+device=OUTPUT
+T 50100 48300 5 10 1 1 0 0 1
+netname=spin_pwm
+}
+C 49200 43100 1 0 0 output-1.sym
+{
+T 49300 43400 5 10 0 0 0 0 1
+device=OUTPUT
+T 50100 43100 5 10 1 1 0 0 1
+netname=spin_dir
+}
+C 44900 48500 1 180 0 output-1.sym
+{
+T 44800 48200 5 10 0 0 180 0 1
+device=OUTPUT
+T 44000 48500 5 10 1 1 180 0 1
+netname=spin_enable
+}
+T 50000 40700 9 10 1 0 0 0 1
+Microprocessor

diff --git a/electronics/motor-drivers.sch b/electronics/motor-drivers.sch
new file mode 100644 (file)
index 0000000..be82b47
--- /dev/null
+++ b/electronics/motor-drivers.sch
@@ -0,0 +1,4 @@
+v 20130925 2
+C 40000 40000 0 0 0 title-B.sym
+T 50000 40700 9 10 1 0 0 0 1
+Motor Drivers

diff --git a/electronics/power.sch b/electronics/power.sch
new file mode 100644 (file)
index 0000000..19a60bd
--- /dev/null
+++ b/electronics/power.sch
@@ -0,0 +1,22 @@
+v 20130925 2
+C 40000 40000 0 0 0 title-B.sym
+C 55100 42000 1 0 0 led-1.sym
+{
+T 55900 42600 5 10 0 0 0 0 1
+device=LED
+T 55900 42800 5 10 0 0 0 0 1
+symversion=0.1
+T 55900 42400 5 10 1 1 0 0 1
+refdes=LED?
+}
+C 54200 42100 1 0 0 resistor-1.sym
+{
+T 54500 42500 5 10 0 0 0 0 1
+device=RESISTOR
+T 54400 42400 5 10 1 1 0 0 1
+refdes=R?
+}
+C 54200 42000 1 90 0 3.3V-plus-1.sym
+C 56300 42100 1 90 0 gnd-1.sym
+T 50000 40700 9 10 1 0 0 0 1
+Power

diff --git a/electronics/symbols/ATXmegaA3.sym b/electronics/symbols/ATXmegaA3.sym
new file mode 100644 (file)
index 0000000..b6950dc
--- /dev/null
+++ b/electronics/symbols/ATXmegaA3.sym
@@ -0,0 +1,600 @@
+v 20130925 2
+B 300 200 4100 8200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+T 400 9100 5 8 0 0 0 0 1
+distlicense=GPL3
+T 400 9300 5 8 0 0 0 0 1
+uselicense=no restrictions
+T 400 9500 5 8 0 0 0 0 1
+author=Kai-Martin Knaak, kmk@lilalaser.de
+T 400 9700 5 8 0 0 0 0 1
+symversion=1.0
+T 400 9900 5 8 0 0 0 0 1
+footprints=TQFP64-08, QFN64
+T 400 10100 5 8 0 0 0 0 1
+values=ATXmega16A3U-AU, ATXmega128A3U-AU, ATXmega192A3U-AU, ATXmega192A3U-AU, ATXmega256A3U-AU
+T 400 10300 5 8 0 0 0 0 1
+documentation=http://www.atmel.com/Images/Atmel-8386-8-and-16-bit-AVR-Microcontroller-ATxmega64A3U-128A3U-192A3U-256A3U_datasheet.pdf
+T 2200 6200 8 26 1 1 270 0 1
+description=ATXmegaA3U
+T 3400 8500 8 8 1 1 0 0 1
+footprint=TQFP64-08
+T 3400 8700 8 10 1 1 0 0 1
+value=ATXmegaA3
+T 3400 8900 8 10 1 1 0 0 1
+refdes=U?
+P 200 7200 300 7200 1 0 0
+{
+T 350 7200 9 10 1 1 0 1 1
+pinlabel=PA3
+T 200 7250 5 8 1 1 0 6 1
+pinnumber=1
+T 200 7250 5 8 0 1 0 6 1
+pinseq=1
+}
+P 200 6900 300 6900 1 0 0
+{
+T 350 6900 9 10 1 1 0 1 1
+pinlabel=PA4
+T 200 6950 5 8 1 1 0 6 1
+pinnumber=2
+T 200 6950 5 8 0 1 0 6 1
+pinseq=2
+}
+P 200 6600 300 6600 1 0 0
+{
+T 350 6600 9 10 1 1 0 1 1
+pinlabel=PA5
+T 200 6650 5 8 1 1 0 6 1
+pinnumber=3
+T 200 6650 5 8 0 1 0 6 1
+pinseq=3
+}
+P 200 6300 300 6300 1 0 0
+{
+T 350 6300 9 10 1 1 0 1 1
+pinlabel=PA6
+T 200 6350 5 8 1 1 0 6 1
+pinnumber=4
+T 200 6350 5 8 0 1 0 6 1
+pinseq=4
+}
+P 200 6000 300 6000 1 0 0
+{
+T 350 6000 9 10 1 1 0 1 1
+pinlabel=PA7
+T 200 6050 5 8 1 1 0 6 1
+pinnumber=5
+T 200 6050 5 8 0 1 0 6 1
+pinseq=5
+}
+P 200 5500 300 5500 1 0 0
+{
+T 350 5500 9 10 1 1 0 1 1
+pinlabel=PB0
+T 200 5550 5 8 1 1 0 6 1
+pinnumber=6
+T 200 5550 5 8 0 1 0 6 1
+pinseq=6
+}
+P 200 5200 300 5200 1 0 0
+{
+T 350 5200 9 10 1 1 0 1 1
+pinlabel=PB1
+T 200 5250 5 8 1 1 0 6 1
+pinnumber=7
+T 200 5250 5 8 0 1 0 6 1
+pinseq=7
+}
+P 200 4900 300 4900 1 0 0
+{
+T 350 4900 9 10 1 1 0 1 1
+pinlabel=PB2
+T 200 4950 5 8 1 1 0 6 1
+pinnumber=8
+T 200 4950 5 8 0 1 0 6 1
+pinseq=8
+}
+P 200 4600 300 4600 1 0 0
+{
+T 350 4600 9 10 1 1 0 1 1
+pinlabel=PB3
+T 200 4650 5 8 1 1 0 6 1
+pinnumber=9
+T 200 4650 5 8 0 1 0 6 1
+pinseq=9
+}
+P 200 4300 300 4300 1 0 0
+{
+T 350 4300 9 10 1 1 0 1 1
+pinlabel=PB4
+T 200 4350 5 8 1 1 0 6 1
+pinnumber=10
+T 200 4350 5 8 0 1 0 6 1
+pinseq=10
+}
+P 200 4000 300 4000 1 0 0
+{
+T 350 4000 9 10 1 1 0 1 1
+pinlabel=PB5
+T 200 4050 5 8 1 1 0 6 1
+pinnumber=11
+T 200 4050 5 8 0 1 0 6 1
+pinseq=11
+}
+P 200 3700 300 3700 1 0 0
+{
+T 350 3700 9 10 1 1 0 1 1
+pinlabel=PB6
+T 200 3750 5 8 1 1 0 6 1
+pinnumber=12
+T 200 3750 5 8 0 1 0 6 1
+pinseq=12
+}
+P 200 3400 300 3400 1 0 0
+{
+T 350 3400 9 10 1 1 0 1 1
+pinlabel=PB7
+T 200 3450 5 8 1 1 0 6 1
+pinnumber=13
+T 200 3450 5 8 0 1 0 6 1
+pinseq=13
+}
+P 1600 100 1600 200 1 0 0
+{
+T 1600 250 9 10 1 1 90 1 1
+pinlabel=GND
+T 1650 150 5 8 1 1 0 2 1
+pinnumber=14
+T 1650 150 5 8 0 1 0 2 1
+pinseq=14
+}
+P 1700 8500 1700 8400 1 0 0
+{
+T 1700 8350 9 10 1 1 90 7 1
+pinlabel=VCC
+T 1750 8450 5 8 1 1 0 0 1
+pinnumber=15
+T 1750 8450 5 8 0 1 0 0 1
+pinseq=15
+}
+P 200 2900 300 2900 1 0 0
+{
+T 350 2900 9 10 1 1 0 1 1
+pinlabel=PC0
+T 200 2950 5 8 1 1 0 6 1
+pinnumber=16
+T 200 2950 5 8 0 1 0 6 1
+pinseq=16
+}
+P 200 2600 300 2600 1 0 0
+{
+T 350 2600 9 10 1 1 0 1 1
+pinlabel=PC1
+T 200 2650 5 8 1 1 0 6 1
+pinnumber=17
+T 200 2650 5 8 0 1 0 6 1
+pinseq=17
+}
+P 200 2300 300 2300 1 0 0
+{
+T 350 2300 9 10 1 1 0 1 1
+pinlabel=PC2
+T 200 2350 5 8 1 1 0 6 1
+pinnumber=18
+T 200 2350 5 8 0 1 0 6 1
+pinseq=18
+}
+P 200 2000 300 2000 1 0 0
+{
+T 350 2000 9 10 1 1 0 1 1
+pinlabel=PC3
+T 200 2050 5 8 1 1 0 6 1
+pinnumber=19
+T 200 2050 5 8 0 1 0 6 1
+pinseq=19
+}
+P 200 1700 300 1700 1 0 0
+{
+T 350 1700 9 10 1 1 0 1 1
+pinlabel=PC4
+T 200 1750 5 8 1 1 0 6 1
+pinnumber=20
+T 200 1750 5 8 0 1 0 6 1
+pinseq=20
+}
+P 200 1400 300 1400 1 0 0
+{
+T 350 1400 9 10 1 1 0 1 1
+pinlabel=PC5
+T 200 1450 5 8 1 1 0 6 1
+pinnumber=21
+T 200 1450 5 8 0 1 0 6 1
+pinseq=21
+}
+P 200 1100 300 1100 1 0 0
+{
+T 350 1100 9 10 1 1 0 1 1
+pinlabel=PC6
+T 200 1150 5 8 1 1 0 6 1
+pinnumber=22
+T 200 1150 5 8 0 1 0 6 1
+pinseq=22
+}
+P 200 800 300 800 1 0 0
+{
+T 350 800 9 10 1 1 0 1 1
+pinlabel=PC7
+T 200 850 5 8 1 1 0 6 1
+pinnumber=23
+T 200 850 5 8 0 1 0 6 1
+pinseq=23
+}
+P 1900 100 1900 200 1 0 0
+{
+T 1900 250 9 10 1 1 90 1 1
+pinlabel=GND
+T 1950 150 5 8 1 1 0 2 1
+pinnumber=24
+T 1950 150 5 8 0 1 0 2 1
+pinseq=24
+}
+P 2000 8500 2000 8400 1 0 0
+{
+T 2000 8350 9 10 1 1 90 7 1
+pinlabel=VCC
+T 2050 8450 5 8 1 1 0 0 1
+pinnumber=25
+T 2050 8450 5 8 0 1 0 0 1
+pinseq=25
+}
+P 4500 8100 4400 8100 1 0 0
+{
+T 4350 8100 9 10 1 1 0 7 1
+pinlabel=PD0
+T 4500 8150 5 8 1 1 0 0 1
+pinnumber=26
+T 4500 8150 5 8 0 1 0 0 1
+pinseq=26
+}
+P 4500 7800 4400 7800 1 0 0
+{
+T 4350 7800 9 10 1 1 0 7 1
+pinlabel=PD1
+T 4500 7850 5 8 1 1 0 0 1
+pinnumber=27
+T 4500 7850 5 8 0 1 0 0 1
+pinseq=27
+}
+P 4500 7500 4400 7500 1 0 0
+{
+T 4350 7500 9 10 1 1 0 7 1
+pinlabel=PD2
+T 4500 7550 5 8 1 1 0 0 1
+pinnumber=28
+T 4500 7550 5 8 0 1 0 0 1
+pinseq=28
+}
+P 4500 7200 4400 7200 1 0 0
+{
+T 4350 7200 9 10 1 1 0 7 1
+pinlabel=PD3
+T 4500 7250 5 8 1 1 0 0 1
+pinnumber=29
+T 4500 7250 5 8 0 1 0 0 1
+pinseq=29
+}
+P 4500 6900 4400 6900 1 0 0
+{
+T 4350 6900 9 10 1 1 0 7 1
+pinlabel=PD4
+T 4500 6950 5 8 1 1 0 0 1
+pinnumber=30
+T 4500 6950 5 8 0 1 0 0 1
+pinseq=30
+}
+P 4500 6600 4400 6600 1 0 0
+{
+T 4350 6600 9 10 1 1 0 7 1
+pinlabel=PD5
+T 4500 6650 5 8 1 1 0 0 1
+pinnumber=31
+T 4500 6650 5 8 0 1 0 0 1
+pinseq=31
+}
+P 4500 6300 4400 6300 1 0 0
+{
+T 4350 6300 9 10 1 1 0 7 1
+pinlabel=PD6
+T 4500 6350 5 8 1 1 0 0 1
+pinnumber=32
+T 4500 6350 5 8 0 1 0 0 1
+pinseq=32
+}
+P 4500 6000 4400 6000 1 0 0
+{
+T 4350 6000 9 10 1 1 0 7 1
+pinlabel=PD7
+T 4500 6050 5 8 1 1 0 0 1
+pinnumber=33
+T 4500 6050 5 8 0 1 0 0 1
+pinseq=33
+}
+P 2200 100 2200 200 1 0 0
+{
+T 2200 250 9 10 1 1 90 1 1
+pinlabel=GND
+T 2250 150 5 8 1 1 0 2 1
+pinnumber=34
+T 2250 150 5 8 0 1 0 2 1
+pinseq=34
+}
+P 2300 8500 2300 8400 1 0 0
+{
+T 2300 8350 9 10 1 1 90 7 1
+pinlabel=VCC
+T 2350 8450 5 8 1 1 0 0 1
+pinnumber=35
+T 2350 8450 5 8 0 1 0 0 1
+pinseq=35
+}
+P 4500 5500 4400 5500 1 0 0
+{
+T 4350 5500 9 10 1 1 0 7 1
+pinlabel=PE0
+T 4500 5550 5 8 1 1 0 0 1
+pinnumber=36
+T 4500 5550 5 8 0 1 0 0 1
+pinseq=36
+}
+P 4500 5200 4400 5200 1 0 0
+{
+T 4350 5200 9 10 1 1 0 7 1
+pinlabel=PE1
+T 4500 5250 5 8 1 1 0 0 1
+pinnumber=37
+T 4500 5250 5 8 0 1 0 0 1
+pinseq=37
+}
+P 4500 4900 4400 4900 1 0 0
+{
+T 4350 4900 9 10 1 1 0 7 1
+pinlabel=PE2
+T 4500 4950 5 8 1 1 0 0 1
+pinnumber=38
+T 4500 4950 5 8 0 1 0 0 1
+pinseq=38
+}
+P 4500 4600 4400 4600 1 0 0
+{
+T 4350 4600 9 10 1 1 0 7 1
+pinlabel=PE3
+T 4500 4650 5 8 1 1 0 0 1
+pinnumber=39
+T 4500 4650 5 8 0 1 0 0 1
+pinseq=39
+}
+P 4500 4300 4400 4300 1 0 0
+{
+T 4350 4300 9 10 1 1 0 7 1
+pinlabel=PE4
+T 4500 4350 5 8 1 1 0 0 1
+pinnumber=40
+T 4500 4350 5 8 0 1 0 0 1
+pinseq=40
+}
+P 4500 4000 4400 4000 1 0 0
+{
+T 4350 4000 9 10 1 1 0 7 1
+pinlabel=PE5
+T 4500 4050 5 8 1 1 0 0 1
+pinnumber=41
+T 4500 4050 5 8 0 1 0 0 1
+pinseq=41
+}
+P 4500 3700 4400 3700 1 0 0
+{
+T 4350 3700 9 10 1 1 0 7 1
+pinlabel=PE6
+T 4500 3750 5 8 1 1 0 0 1
+pinnumber=42
+T 4500 3750 5 8 0 1 0 0 1
+pinseq=42
+}
+P 4500 3400 4400 3400 1 0 0
+{
+T 4350 3400 9 10 1 1 0 7 1
+pinlabel=PE7
+T 4500 3450 5 8 1 1 0 0 1
+pinnumber=43
+T 4500 3450 5 8 0 1 0 0 1
+pinseq=43
+}
+P 2500 100 2500 200 1 0 0
+{
+T 2500 250 9 10 1 1 90 1 1
+pinlabel=GND
+T 2550 150 5 8 1 1 0 2 1
+pinnumber=44
+T 2550 150 5 8 0 1 0 2 1
+pinseq=44
+}
+P 2600 8500 2600 8400 1 0 0
+{
+T 2600 8350 9 10 1 1 90 7 1
+pinlabel=VCC
+T 2650 8450 5 8 1 1 0 0 1
+pinnumber=45
+T 2650 8450 5 8 0 1 0 0 1
+pinseq=45
+}
+P 4500 2900 4400 2900 1 0 0
+{
+T 4350 2900 9 10 1 1 0 7 1
+pinlabel=PF0
+T 4500 2950 5 8 1 1 0 0 1
+pinnumber=46
+T 4500 2950 5 8 0 1 0 0 1
+pinseq=46
+}
+P 4500 2600 4400 2600 1 0 0
+{
+T 4350 2600 9 10 1 1 0 7 1
+pinlabel=PF1
+T 4500 2650 5 8 1 1 0 0 1
+pinnumber=47
+T 4500 2650 5 8 0 1 0 0 1
+pinseq=47
+}
+P 4500 2300 4400 2300 1 0 0
+{
+T 4350 2300 9 10 1 1 0 7 1
+pinlabel=PF2
+T 4500 2350 5 8 1 1 0 0 1
+pinnumber=48
+T 4500 2350 5 8 0 1 0 0 1
+pinseq=48
+}
+P 4500 2000 4400 2000 1 0 0
+{
+T 4350 2000 9 10 1 1 0 7 1
+pinlabel=PF3
+T 4500 2050 5 8 1 1 0 0 1
+pinnumber=49
+T 4500 2050 5 8 0 1 0 0 1
+pinseq=49
+}
+P 4500 1700 4400 1700 1 0 0
+{
+T 4350 1700 9 10 1 1 0 7 1
+pinlabel=PF4
+T 4500 1750 5 8 1 1 0 0 1
+pinnumber=50
+T 4500 1750 5 8 0 1 0 0 1
+pinseq=50
+}
+P 4500 1400 4400 1400 1 0 0
+{
+T 4350 1400 9 10 1 1 0 7 1
+pinlabel=PF5
+T 4500 1450 5 8 1 1 0 0 1
+pinnumber=51
+T 4500 1450 5 8 0 1 0 0 1
+pinseq=51
+}
+P 2800 100 2800 200 1 0 0
+{
+T 2800 250 9 10 1 1 90 1 1
+pinlabel=GND
+T 2850 150 5 8 1 1 0 2 1
+pinnumber=52
+T 2850 150 5 8 0 1 0 2 1
+pinseq=52
+}
+P 2900 8500 2900 8400 1 0 0
+{
+T 2900 8350 9 10 1 1 90 7 1
+pinlabel=VCC
+T 2950 8450 5 8 1 1 0 0 1
+pinnumber=53
+T 2950 8450 5 8 0 1 0 0 1
+pinseq=53
+}
+P 4500 1100 4400 1100 1 0 0
+{
+T 4350 1100 9 10 1 1 0 7 1
+pinlabel=PF6
+T 4500 1150 5 8 1 1 0 0 1
+pinnumber=54
+T 4500 1150 5 8 0 1 0 0 1
+pinseq=54
+}
+P 4500 800 4400 800 1 0 0
+{
+T 4350 800 9 10 1 1 0 7 1
+pinlabel=PF7
+T 4500 850 5 8 1 1 0 0 1
+pinnumber=55
+T 4500 850 5 8 0 1 0 0 1
+pinseq=55
+}
+P 800 100 800 200 1 0 0
+{
+T 800 255 9 10 1 1 90 0 1
+pinlabel=PDI
+T 750 105 5 8 1 1 90 6 1
+pinnumber=56
+T 750 100 5 8 0 1 90 6 1
+pinseq=56
+}
+P 1100 100 1100 200 1 0 0
+{
+T 1100 255 9 10 1 1 90 0 1
+pinlabel=\_RESET\_
+T 1050 105 5 8 1 1 90 6 1
+pinnumber=57
+T 1050 100 5 8 0 1 90 6 1
+pinseq=57
+}
+P 3700 100 3700 200 1 0 0
+{
+T 3700 255 9 10 1 1 90 0 1
+pinlabel=PR0
+T 3650 105 5 8 1 1 90 6 1
+pinnumber=58
+T 3650 100 5 8 0 1 90 6 1
+pinseq=58
+}
+P 4000 100 4000 200 1 0 0
+{
+T 4000 255 9 10 1 1 90 0 1
+pinlabel=PR1
+T 3950 105 5 8 1 1 90 6 1
+pinnumber=59
+T 3950 100 5 8 0 1 90 6 1
+pinseq=59
+}
+P 3100 100 3100 200 1 0 0
+{
+T 3100 250 9 10 1 1 90 1 1
+pinlabel=GND
+T 3150 150 5 8 1 1 0 2 1
+pinnumber=60
+T 3150 150 5 8 0 1 0 2 1
+pinseq=60
+}
+P 1200 8500 1200 8400 1 0 0
+{
+T 1200 8350 9 10 1 1 90 7 1
+pinlabel=AVCC
+T 1250 8450 5 8 1 1 0 0 1
+pinnumber=61
+T 1250 8450 5 8 0 1 0 0 1
+pinseq=61
+}
+P 200 8100 300 8100 1 0 0
+{
+T 350 8100 9 10 1 1 0 1 1
+pinlabel=PA0
+T 200 8150 5 8 1 1 0 6 1
+pinnumber=62
+T 200 8150 5 8 0 1 0 6 1
+pinseq=62
+}
+P 200 7800 300 7800 1 0 0
+{
+T 350 7800 9 10 1 1 0 1 1
+pinlabel=PA1
+T 200 7850 5 8 1 1 0 6 1
+pinnumber=63
+T 200 7850 5 8 0 1 0 6 1
+pinseq=63
+}
+P 200 7500 300 7500 1 0 0
+{
+T 350 7500 9 10 1 1 0 1 1
+pinlabel=PA2
+T 200 7550 5 8 1 1 0 6 1
+pinnumber=64
+T 200 7550 5 8 0 1 0 6 1
+pinseq=64
+}

diff --git a/electronics/symbols/header6.sym b/electronics/symbols/header6.sym
new file mode 100644 (file)
index 0000000..7056e08
--- /dev/null
+++ b/electronics/symbols/header6.sym
@@ -0,0 +1,64 @@
+v 20130925 2
+P 1000 1400 1300 1400 1 0 1
+{
+T 1100 1450 5 10 1 1 0 0 1
+pinnumber=4
+T 1100 1450 5 10 0 0 0 0 1
+pinseq=4
+}
+V 800 1400 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+V 200 1400 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+P 500 1700 1300 1700 1 0 0
+{
+T 1100 1750 5 10 1 1 0 0 1
+pinnumber=1
+T 1100 1750 5 10 0 0 0 0 1
+pinseq=1
+}
+P 1000 800 1300 800 1 0 1
+{
+T 1100 850 5 10 1 1 0 0 1
+pinnumber=5
+T 1100 850 5 10 0 0 0 0 1
+pinseq=5
+}
+V 800 800 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+V 200 800 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+P 500 1100 1300 1100 1 0 0
+{
+T 1100 1150 5 10 1 1 0 0 1
+pinnumber=2
+T 1100 1150 5 10 0 0 0 0 1
+pinseq=2
+}
+P 1000 200 1300 200 1 0 1
+{
+T 1100 250 5 10 1 1 0 0 1
+pinnumber=6
+T 1100 250 5 10 0 0 0 0 1
+pinseq=6
+}
+V 800 200 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+V 200 200 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+P 500 500 1300 500 1 0 0
+{
+T 1100 550 5 10 1 1 0 0 1
+pinnumber=3
+T 1100 550 5 10 0 0 0 0 1
+pinseq=3
+}
+T 200 1900 8 10 1 1 0 0 1
+refdes=J?
+L 350 1550 500 1700 1 0 0 0 -1 -1
+L 350 950 500 1100 1 0 0 0 -1 -1
+L 350 350 500 500 1 0 0 0 -1 -1
+T 0 -1200 9 10 0 0 0 0 1
+author=DJ Delorie
+T 0 -1200 9 10 0 0 0 0 1
+copyright=2006 DJ Delorie
+T 0 -1200 9 10 0 0 0 0 1
+dist-license=GPL
+T 0 -1200 9 10 0 0 0 0 1
+use-license=unlimited
+T 0 -1200 9 10 0 0 0 0 1
+description=DB-9 numbering

diff --git a/electronics/symbols/header9.sym b/electronics/symbols/header9.sym
new file mode 100644 (file)
index 0000000..693391a
--- /dev/null
+++ b/electronics/symbols/header9.sym
@@ -0,0 +1,91 @@
+v 20060123 1
+P 1000 2600 1300 2600 1 0 1
+{
+T 1100 2650 5 10 1 1 0 0 1
+pinnumber=6
+T 1100 2650 5 10 0 0 0 0 1
+pinseq=6
+}
+V 800 2600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+V 200 2600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+P 500 2900 1300 2900 1 0 0
+{
+T 1100 2950 5 10 1 1 0 0 1
+pinnumber=1
+T 1100 2950 5 10 0 0 0 0 1
+pinseq=1
+}
+P 1000 2000 1300 2000 1 0 1
+{
+T 1100 2050 5 10 1 1 0 0 1
+pinnumber=7
+T 1100 2050 5 10 0 0 0 0 1
+pinseq=7
+}
+V 800 2000 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+V 200 2000 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+P 500 2300 1300 2300 1 0 0
+{
+T 1100 2350 5 10 1 1 0 0 1
+pinnumber=2
+T 1100 2350 5 10 0 0 0 0 1
+pinseq=2
+}
+P 1000 1400 1300 1400 1 0 1
+{
+T 1100 1450 5 10 1 1 0 0 1
+pinnumber=8
+T 1100 1450 5 10 0 0 0 0 1
+pinseq=8
+}
+V 800 1400 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+V 200 1400 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+P 500 1700 1300 1700 1 0 0
+{
+T 1100 1750 5 10 1 1 0 0 1
+pinnumber=3
+T 1100 1750 5 10 0 0 0 0 1
+pinseq=3
+}
+P 1000 800 1300 800 1 0 1
+{
+T 1100 850 5 10 1 1 0 0 1
+pinnumber=9
+T 1100 850 5 10 0 0 0 0 1
+pinseq=9
+}
+V 800 800 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+V 200 800 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+P 500 1100 1300 1100 1 0 0
+{
+T 1100 1150 5 10 1 1 0 0 1
+pinnumber=4
+T 1100 1150 5 10 0 0 0 0 1
+pinseq=4
+}
+V 800 200 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+V 200 200 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+P 500 500 1300 500 1 0 0
+{
+T 1100 550 5 10 1 1 0 0 1
+pinnumber=5
+T 1100 550 5 10 0 0 0 0 1
+pinseq=5
+}
+T 200 3100 8 10 1 1 0 0 1
+refdes=J?
+L 350 2750 500 2900 1 0 0 0 -1 -1
+L 350 2150 500 2300 1 0 0 0 -1 -1
+L 350 1550 500 1700 1 0 0 0 -1 -1
+L 350 950 500 1100 1 0 0 0 -1 -1
+L 350 350 500 500 1 0 0 0 -1 -1
+T 0 0 9 10 0 0 0 0 1
+author=DJ Delorie
+T 0 0 9 10 0 0 0 0 1
+copyright=2006 DJ Delorie
+T 0 0 9 10 0 0 0 0 1
+dist-license=GPL
+T 0 0 9 10 0 0 0 0 1
+use-license=unlimited
+T 0 0 9 10 0 0 0 0 1
+description=DB-9 numbering

diff --git a/electronics/symbols/pdi.sym b/electronics/symbols/pdi.sym
new file mode 100644 (file)
index 0000000..a7324dc
--- /dev/null
+++ b/electronics/symbols/pdi.sym
@@ -0,0 +1,68 @@
+v 20130925 2
+P 700 700 1200 700 1 0 1
+{
+T 1000 750 5 10 1 1 0 0 1
+pinnumber=4
+T 1000 750 5 10 0 0 0 0 1
+pinseq=4
+T 500 700 5 10 1 1 0 0 1
+netname=nc
+}
+P 1200 1600 700 1600 1 0 0
+{
+T 1000 1650 5 10 1 1 0 0 1
+pinnumber=1
+T 1000 1650 5 10 0 0 0 0 1
+pinseq=1
+T 400 1600 5 10 1 1 0 0 1
+netname=PDI
+}
+P 700 400 1200 400 1 0 1
+{
+T 1000 450 5 10 1 1 0 0 1
+pinnumber=5
+T 1000 450 5 10 0 0 0 0 1
+pinseq=5
+T 100 400 5 10 1 1 0 0 1
+netname=RESET
+}
+P 1200 1300 700 1300 1 0 0
+{
+T 1000 1350 5 10 1 1 0 0 1
+pinnumber=2
+T 1000 950 5 10 0 0 0 0 1
+pinseq=2
+T 300 1300 5 10 1 1 0 0 1
+netname=VCC
+}
+P 700 100 1200 100 1 0 1
+{
+T 1000 150 5 10 1 1 0 0 1
+pinnumber=6
+T 1000 150 5 10 0 0 0 0 1
+pinseq=6
+T 300 100 5 10 1 1 0 0 1
+netname=GND
+}
+P 1200 1000 700 1000 1 0 0
+{
+T 1000 1050 5 10 1 1 0 0 1
+pinnumber=3
+T 1000 450 5 10 0 0 0 0 1
+pinseq=3
+T 500 1000 5 10 1 1 0 0 1
+netname=nc
+}
+T 700 1900 8 10 1 1 0 0 1
+refdes=J?
+T -500 -1800 9 10 0 0 0 0 1
+author=DJ Delorie
+T -500 -1800 9 10 0 0 0 0 1
+copyright=2006 DJ Delorie
+T -500 -1800 9 10 0 0 0 0 1
+dist-license=GPL
+T -500 -1800 9 10 0 0 0 0 1
+use-license=unlimited
+T -500 -1800 9 10 0 0 0 0 1
+description=DB-9 numbering
+B 0 0 900 1800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1