v 20130925 2
C 40000 40000 0 0 0 title-B.sym
-C 42100 47700 1 0 0 MAX18450.sym
-{
-T 43100 47900 5 10 1 1 0 0 1
-refdes=U1
-T 43400 48595 5 10 0 1 90 0 1
-footprint=QSOP16.fp
-}
C 41700 41400 1 0 0 crystal_oscillator.sym
{
T 41995 42495 5 10 1 1 0 0 1
}
N 40300 43600 40400 43600 4
N 42200 43400 42200 43600 4
-C 41600 42300 1 90 0 resistor.sym
-{
-T 41200 42600 5 10 0 0 90 0 1
-device=RESISTOR
-T 41425 42400 5 10 1 1 90 0 1
-refdes=R2
-T 41425 42800 5 10 1 1 90 0 1
-value=10KΩ
-}
N 41700 41800 41500 41800 4
-N 41500 41800 41500 42500 4
-N 41500 42900 41500 43600 4
N 44300 43000 44900 43000 4
N 44900 42000 45900 42000 4
N 47000 43300 47000 43600 4
T 50500 44500 5 10 0 0 0 0 1
footprint=0402.fp
}
+C 42100 47700 1 0 0 MAX18450.sym
+{
+T 43195 47800 5 8 1 1 0 0 1
+refdes=U1
+T 42100 47700 5 10 0 0 0 0 1
+footprint=QSOP16.fp
+}
+N 45100 48600 44500 48600 4
+C 41600 42300 1 90 0 resistor-1.sym
+{
+T 41200 42600 5 10 0 0 90 0 1
+device=RESISTOR
+T 41400 42400 5 10 1 1 90 0 1
+refdes=R1
+T 41400 42800 5 10 1 1 90 0 1
+value=10K
+}
+N 41500 43200 41500 43600 4
+N 41500 41800 41500 42300 4
C 42400 41900 1 270 0 3.3V-plus.sym
N 42400 41700 42200 41700 4
N 45000 50200 45000 50400 4
-C 44000 43800 1 180 0 output.sym
-{
-T 43900 43500 5 10 0 0 180 0 1
-device=OUTPUT
-T 42600 43700 5 10 1 1 0 0 1
-refdes=serial_tx
-}
C 43200 43900 1 0 0 input.sym
{
T 43200 44200 5 10 0 0 0 0 1
T 42600 44000 5 10 1 1 0 0 1
refdes=serial_rx
}
-C 44000 43200 1 180 0 output.sym
-{
-T 43900 42900 5 10 0 0 180 0 1
-device=OUTPUT
-T 42800 43100 5 10 1 1 0 0 1
-refdes=spi_clk
-}
-C 44000 42600 1 180 0 output.sym
-{
-T 43900 42300 5 10 0 0 180 0 1
-device=OUTPUT
-T 42700 42500 5 10 1 1 0 0 1
-refdes=spi_mosi
-}
C 43200 42700 1 0 0 input.sym
{
T 43200 43000 5 10 0 0 0 0 1
T 42900 47700 5 10 1 1 0 0 1
refdes=x_max
}
-C 48300 45600 1 0 0 output.sym
-{
-T 48400 45900 5 10 0 0 0 0 1
-device=OUTPUT
-T 48900 45700 5 10 1 1 0 0 1
-refdes=coolant
-}
-C 48300 48200 1 0 0 output.sym
-{
-T 48400 48500 5 10 0 0 0 0 1
-device=OUTPUT
-T 48800 48300 5 10 1 1 0 0 1
-refdes=spin_pwm
-}
-C 48300 43000 1 0 0 output.sym
-{
-T 48400 43300 5 10 0 0 0 0 1
-device=OUTPUT
-T 48900 43100 5 10 1 1 0 0 1
-refdes=spin_dir
-}
-C 44000 48400 1 180 0 output.sym
-{
-T 43900 48100 5 10 0 0 180 0 1
-device=OUTPUT
-T 42500 48300 5 10 1 1 0 0 1
-refdes=spin_enable
-}
T 50000 40700 9 10 1 0 0 0 1
Microprocessor
T 53900 40100 9 10 1 0 0 0 1
1
T 51500 40100 9 10 1 0 0 0 1
5
-C 48300 44700 1 180 1 output.sym
-{
-T 48400 44400 5 10 0 0 180 6 1
-device=OUTPUT
-T 48900 44600 5 10 1 1 0 0 1
-refdes=step_y
-}
-C 48300 44100 1 180 1 output.sym
-{
-T 48400 43800 5 10 0 0 180 6 1
-device=OUTPUT
-T 48900 44000 5 10 1 1 0 0 1
-refdes=enable_y
-}
-C 48300 44400 1 180 1 output.sym
-{
-T 48400 44100 5 10 0 0 180 6 1
-device=OUTPUT
-T 48900 44300 5 10 1 1 0 0 1
-refdes=dir_y
-}
-C 48300 47300 1 180 1 output.sym
-{
-T 48400 47000 5 10 0 0 180 6 1
-device=OUTPUT
-T 48900 47200 5 10 1 1 0 0 1
-refdes=step_z
-}
-C 48300 46700 1 180 1 output.sym
-{
-T 48400 46400 5 10 0 0 180 6 1
-device=OUTPUT
-T 48900 46600 5 10 1 1 0 0 1
-refdes=enable_z
-}
-C 48300 47000 1 180 1 output.sym
-{
-T 48400 46700 5 10 0 0 180 6 1
-device=OUTPUT
-T 48900 46900 5 10 1 1 0 0 1
-refdes=dir_z
-}
-C 48300 49900 1 180 1 output.sym
-{
-T 48400 49600 5 10 0 0 180 6 1
-device=OUTPUT
-T 48900 49800 5 10 1 1 0 0 1
-refdes=step_a
-}
-C 48300 49300 1 180 1 output.sym
-{
-T 48400 49000 5 10 0 0 180 6 1
-device=OUTPUT
-T 48900 49200 5 10 1 1 0 0 1
-refdes=enable_a
-}
-C 48300 49600 1 180 1 output.sym
-{
-T 48400 49300 5 10 0 0 180 6 1
-device=OUTPUT
-T 48900 49500 5 10 1 1 0 0 1
-refdes=dir_a
-}
C 43200 44200 1 0 0 input.sym
{
T 43200 44500 5 10 0 0 0 0 1
T 42600 44300 5 10 1 1 0 0 1
refdes=serial_rts
}
-C 44000 44700 1 180 0 output.sym
-{
-T 43900 44400 5 10 0 0 180 0 1
-device=OUTPUT
-T 42600 44600 5 10 1 1 0 0 1
-refdes=serial_cts
-}
C 43800 41700 1 0 0 ATXmegaA3.sym
{
T 44200 51400 5 8 0 0 0 0 1
T 47800 50200 5 10 1 1 0 0 1
refdes=U1
}
-C 48300 48800 1 0 0 output.sym
-{
-T 48400 49100 5 10 0 0 0 0 1
-device=OUTPUT
-T 48900 48900 5 10 1 1 0 0 1
-refdes=spi_cs_a
-}
-C 48300 46200 1 0 0 output.sym
-{
-T 48400 46500 5 10 0 0 0 0 1
-device=OUTPUT
-T 48900 46300 5 10 1 1 0 0 1
-refdes=spi_cs_z
-}
-C 48300 43600 1 0 0 output.sym
-{
-T 48400 43900 5 10 0 0 0 0 1
-device=OUTPUT
-T 48900 43700 5 10 1 1 0 0 1
-refdes=spi_cs_y
-}
C 44000 47300 1 180 0 io.sym
{
T 43800 46700 5 10 0 0 180 0 1
N 48000 40500 47300 40500 4
N 47300 40500 47300 40600 4
N 48000 40500 48000 40600 4
-C 44000 49900 1 180 0 output.sym
-{
-T 43900 49600 5 10 0 0 180 0 1
-device=OUTPUT
-T 42900 49800 5 10 1 1 0 0 1
-refdes=step_x
-}
-C 44000 49600 1 180 0 output.sym
-{
-T 43900 49300 5 10 0 0 180 0 1
-device=OUTPUT
-T 43000 49500 5 10 1 1 0 0 1
-refdes=dir_x
-}
-C 44000 49300 1 180 0 output.sym
-{
-T 43900 49000 5 10 0 0 180 0 1
-device=OUTPUT
-T 42700 49200 5 10 1 1 0 0 1
-refdes=enable_x
-}
-C 44000 49000 1 180 0 output.sym
-{
-T 43900 48700 5 10 0 0 180 0 1
-device=OUTPUT
-T 42700 48900 5 10 1 1 0 0 1
-refdes=spi_cs_x
-}
C 49100 48700 1 180 0 input.sym
{
T 49100 48400 5 10 0 0 180 0 1
T 48900 43400 5 10 1 1 0 0 1
refdes=fault_y
}
+C 44000 44500 1 0 1 output-1.sym
+{
+T 43900 44800 5 10 0 0 0 6 1
+device=OUTPUT
+T 42500 44600 5 10 1 1 0 0 1
+refdes=serial_cts
+}
+C 44000 43600 1 0 1 output-1.sym
+{
+T 43900 43900 5 10 0 0 0 6 1
+device=OUTPUT
+T 42500 43700 5 10 1 1 0 0 1
+refdes=serial_tx
+}
+C 44000 43000 1 0 1 output-1.sym
+{
+T 43900 43300 5 10 0 0 0 6 1
+device=OUTPUT
+T 42500 43100 5 10 1 1 0 0 1
+refdes=spi_clk
+}
+C 44000 42400 1 0 1 output-1.sym
+{
+T 43900 42700 5 10 0 0 0 6 1
+device=OUTPUT
+T 42500 42500 5 10 1 1 0 0 1
+refdes=spi_mosi
+}
+C 44000 48200 1 0 1 output-1.sym
+{
+T 43900 48500 5 10 0 0 0 6 1
+device=OUTPUT
+T 42200 48200 5 10 1 1 0 0 1
+refdes=spin_enable
+}
+C 44000 48800 1 0 1 output-1.sym
+{
+T 43900 49100 5 10 0 0 0 6 1
+device=OUTPUT
+T 42500 48900 5 10 1 1 0 0 1
+refdes=spi_cs_x
+}
+C 44000 49100 1 0 1 output-1.sym
+{
+T 43900 49400 5 10 0 0 0 6 1
+device=OUTPUT
+T 42500 49200 5 10 1 1 0 0 1
+refdes=enable_x
+}
+C 44000 49400 1 0 1 output-1.sym
+{
+T 43900 49700 5 10 0 0 0 6 1
+device=OUTPUT
+T 42500 49500 5 10 1 1 0 0 1
+refdes=dir_x
+}
+C 44000 49700 1 0 1 output-1.sym
+{
+T 43900 50000 5 10 0 0 0 6 1
+device=OUTPUT
+T 42500 49800 5 10 1 1 0 0 1
+refdes=step_x
+}
+C 48300 49700 1 0 0 output-1.sym
+{
+T 48400 50000 5 10 0 0 0 0 1
+device=OUTPUT
+T 49800 49800 5 10 1 1 0 6 1
+refdes=step_a
+}
+C 48300 49400 1 0 0 output-1.sym
+{
+T 48400 49700 5 10 0 0 0 0 1
+device=OUTPUT
+T 49800 49500 5 10 1 1 0 6 1
+refdes=dir_a
+}
+C 48300 49100 1 0 0 output-1.sym
+{
+T 48400 49400 5 10 0 0 0 0 1
+device=OUTPUT
+T 49800 49200 5 10 1 1 0 6 1
+refdes=enable_a
+}
+C 48300 48800 1 0 0 output-1.sym
+{
+T 48400 49100 5 10 0 0 0 0 1
+device=OUTPUT
+T 49800 48900 5 10 1 1 0 6 1
+refdes=spi_cs_a
+}
+C 48300 48200 1 0 0 output-1.sym
+{
+T 48400 48500 5 10 0 0 0 0 1
+device=OUTPUT
+T 50000 48300 5 10 1 1 0 6 1
+refdes=spin_pwm
+}
+C 48300 47100 1 0 0 output-1.sym
+{
+T 48400 47400 5 10 0 0 0 0 1
+device=OUTPUT
+T 49800 47200 5 10 1 1 0 6 1
+refdes=step_z
+}
+C 48300 46800 1 0 0 output-1.sym
+{
+T 48400 47100 5 10 0 0 0 0 1
+device=OUTPUT
+T 49800 46900 5 10 1 1 0 6 1
+refdes=dir_z
+}
+C 48300 46500 1 0 0 output-1.sym
+{
+T 48400 46800 5 10 0 0 0 0 1
+device=OUTPUT
+T 49800 46600 5 10 1 1 0 6 1
+refdes=enable_z
+}
+C 48300 46200 1 0 0 output-1.sym
+{
+T 48400 46500 5 10 0 0 0 0 1
+device=OUTPUT
+T 49800 46300 5 10 1 1 0 6 1
+refdes=spi_cs_z
+}
+C 48300 45600 1 0 0 output-1.sym
+{
+T 48400 45900 5 10 0 0 0 0 1
+device=OUTPUT
+T 49800 45700 5 10 1 1 0 6 1
+refdes=coolant
+}
+C 48300 44500 1 0 0 output-1.sym
+{
+T 48400 44800 5 10 0 0 0 0 1
+device=OUTPUT
+T 49800 44600 5 10 1 1 0 6 1
+refdes=step_y
+}
+C 48300 44200 1 0 0 output-1.sym
+{
+T 48400 44500 5 10 0 0 0 0 1
+device=OUTPUT
+T 49800 44300 5 10 1 1 0 6 1
+refdes=dir_y
+}
+C 48300 43900 1 0 0 output-1.sym
+{
+T 48400 44200 5 10 0 0 0 0 1
+device=OUTPUT
+T 49800 44000 5 10 1 1 0 6 1
+refdes=enable_y
+}
+C 48300 43600 1 0 0 output-1.sym
+{
+T 48400 43900 5 10 0 0 0 0 1
+device=OUTPUT
+T 49800 43700 5 10 1 1 0 6 1
+refdes=spi_cs_y
+}
+C 48300 43000 1 0 0 output-1.sym
+{
+T 48400 43300 5 10 0 0 0 0 1
+device=OUTPUT
+T 49800 43100 5 10 1 1 0 6 1
+refdes=spin_dir
+}
+++ /dev/null
-v 20130925 2
-P 1800 1800 1800 1500 1 0 0
-{
-T 1800 2000 5 10 0 0 270 0 1
-pintype=pas
-T 1555 1450 5 10 1 1 180 6 1
-pinlabel=Boot
-T 1750 1595 5 10 1 1 90 0 1
-pinnumber=1
-T 1800 2000 5 10 0 0 270 0 1
-pinseq=1
-}
-P 2500 900 2200 900 1 0 0
-{
-T 2700 900 5 10 0 0 180 0 1
-pintype=pas
-T 2145 895 5 10 1 1 0 6 1
-pinlabel=Switch
-T 2295 945 5 10 1 1 0 0 1
-pinnumber=3
-T 2700 900 5 10 0 0 180 0 1
-pinseq=3
-}
-P 0 600 300 600 1 0 0
-{
-T -200 600 5 10 0 0 0 0 1
-pintype=pwr
-T 355 595 5 10 1 1 0 0 1
-pinlabel=In
-T 205 645 5 10 1 1 0 6 1
-pinnumber=2
-T -200 600 5 10 0 0 0 0 1
-pinseq=2
-}
-P 700 0 700 300 1 0 0
-{
-T 700 -200 5 10 0 0 90 0 1
-pintype=pwr
-T 845 500 5 10 1 1 180 0 1
-pinlabel=Gnd
-T 650 205 5 10 1 1 90 6 1
-pinnumber=4
-T 700 -200 5 10 0 0 90 0 1
-pinseq=4
-}
-P 700 1800 700 1500 1 0 0
-{
-T 700 2000 5 10 0 0 90 0 1
-pintype=pas
-T 555 1450 5 10 1 1 180 6 1
-pinlabel=N/C
-T 650 1595 5 10 1 1 90 0 1
-pinnumber=8
-T 700 2000 5 10 0 0 90 0 1
-pinseq=8
-}
-P 0 900 300 900 1 0 0
-{
-T -200 900 5 10 0 0 180 0 1
-pintype=in
-T 355 895 5 10 1 1 0 0 1
-pinlabel=Enable
-T 205 945 5 10 1 1 0 6 1
-pinnumber=7
-T -200 900 5 10 0 0 180 0 1
-pinseq=7
-}
-P 1800 0 1800 300 1 0 0
-{
-T 1800 -200 5 10 0 0 270 0 1
-pintype=pas
-T 2045 500 5 10 1 1 180 0 1
-pinlabel=Comp
-T 1750 205 5 10 1 1 90 6 1
-pinnumber=6
-T 1800 -200 5 10 0 0 270 0 1
-pinseq=6
-}
-P 2500 600 2200 600 1 0 0
-{
-T 2700 600 5 10 0 0 0 0 1
-pintype=pas
-T 2145 595 5 10 1 1 0 6 1
-pinlabel=Feedback
-T 2295 645 5 10 1 1 0 0 1
-pinnumber=5
-T 2700 600 5 10 0 0 0 0 1
-pinseq=5
-}
-T 1705 1255 8 10 1 1 180 0 1
-device=ACT4060A
-T 1505 1055 8 10 1 1 180 0 1
-footprint=SOP-8
-B 300 300 1900 1200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
-T 1095 1595 8 10 1 1 0 0 1
-refdes=U?
-T -5 2393 8 10 0 0 0 0 1
-author=Joseph Coffland
-T -5 2193 8 10 0 0 0 0 1
-dist-license=GPLv2+
-T -5 1993 8 10 0 0 0 0 1
-documentation=http://www.mouser.com/catalog/specsheets/activesemi_ACT4060A.pdf
+++ /dev/null
-v 20130925 2
-P 1800 1800 1800 1500 1 0 0
-{
-T 1800 2000 5 10 0 0 270 0 1
-pintype=pas
-T 1555 1450 5 10 1 1 180 6 1
-pinlabel=Bias
-T 1750 1595 5 10 1 1 90 0 1
-pinnumber=3
-T 1800 2000 5 10 0 0 270 0 1
-pinseq=3
-}
-P 2500 1000 2200 1000 1 0 0
-{
-T 2700 1000 5 10 0 0 180 0 1
-pintype=pas
-T 2145 995 5 10 1 1 0 6 1
-pinlabel=Switch
-T 2295 1045 5 10 1 1 0 0 1
-pinnumber=2
-T 2700 1000 5 10 0 0 180 0 1
-pinseq=2
-}
-P 0 1000 300 1000 1 0 0
-{
-T -200 1000 5 10 0 0 0 0 1
-pintype=pwr
-T 355 995 5 10 1 1 0 0 1
-pinlabel=In
-T 205 1045 5 10 1 1 0 6 1
-pinnumber=7
-T -200 1000 5 10 0 0 0 0 1
-pinseq=7
-}
-P 600 0 600 300 1 0 0
-{
-T 600 -200 5 10 0 0 90 0 1
-pintype=pwr
-T 745 500 5 10 1 1 180 0 1
-pinlabel=Gnd
-T 550 205 5 10 1 1 90 6 1
-pinnumber=4
-T 600 -200 5 10 0 0 90 0 1
-pinseq=0
-}
-P 1000 0 1000 300 1 0 0
-{
-T 1000 -200 5 10 0 0 270 0 1
-pintype=pas
-T 1000 355 5 10 1 1 90 0 1
-pinlabel=Pad
-T 950 205 5 10 1 1 90 6 1
-pinnumber=9
-T 1000 -200 5 10 0 0 270 0 1
-pinseq=9
-}
-P 1900 0 1900 300 1 0 0
-{
-T 1900 -200 5 10 0 0 270 0 1
-pintype=pas
-T 2045 500 5 10 1 1 180 0 1
-pinlabel=CS1
-T 1850 205 5 10 1 1 90 6 1
-pinnumber=1
-T 1900 -200 5 10 0 0 270 0 1
-pinseq=1
-}
-P 0 600 300 600 1 0 0
-{
-T -200 600 5 10 0 0 180 0 1
-pintype=pas
-T 355 595 5 10 1 1 0 0 1
-pinlabel=Comp
-T 205 645 5 10 1 1 0 6 1
-pinnumber=5
-T -200 600 5 10 0 0 180 0 1
-pinseq=5
-}
-P 2500 600 2200 600 1 0 0
-{
-T 2700 600 5 10 0 0 0 0 1
-pintype=pas
-T 2145 595 5 10 1 1 0 6 1
-pinlabel=Feedback
-T 2295 645 5 10 1 1 0 0 1
-pinnumber=6
-T 2700 600 5 10 0 0 0 0 1
-pinseq=6
-}
-T 1505 1155 8 10 1 1 180 0 1
-device=ACT4455
-T 1405 955 8 10 1 1 180 0 1
-footprint=SOP-8
-B 300 300 1900 1200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
-T 1095 1595 8 10 1 1 0 0 1
-refdes=U?
-T -5 2393 8 10 0 0 0 0 1
-author=Joseph Coffland
-T -5 2193 8 10 0 0 0 0 1
-dist-license=GPLv2+
-T -5 1993 8 10 0 0 0 0 1
-documentation=http://www.active-semi.com/sheets/ACT4455_Datasheet.pdf
-P 1400 0 1400 300 1 0 0
-{
-T 1400 -200 5 10 0 0 270 0 1
-pintype=pas
-T 1545 500 5 10 1 1 180 0 1
-pinlabel=CS2
-T 1350 205 5 10 1 1 90 6 1
-pinnumber=8
-T 1400 -200 5 10 0 0 270 0 1
-pinseq=8
-}
+++ /dev/null
-v 20130925 2
-T 1600 2500 8 10 1 1 0 0 1
-refdes=U?
-T -105 3495 8 10 0 0 0 0 1
-author=Joseph Coffland <joseph@cauldrondevelopment.com>
-T -105 3295 8 10 0 0 0 0 1
-documentation=https://www.silabs.com/Support%20Documents/TechnicalDocs/Si844x.pdf
-T -105 3038 8 10 0 0 0 0 1
-dist-license=GPLv2+
-P 0 1000 300 1000 1 0 0
-{
-T 0 1000 5 10 0 0 0 0 1
-pintype=in
-T 355 995 5 10 1 1 0 0 1
-pinlabel=A3
-T 205 1045 5 10 1 1 0 6 1
-pinnumber=5
-T 0 1000 5 10 0 0 0 0 1
-pinseq=5
-}
-P 0 700 300 700 1 0 0
-{
-T 0 700 5 10 0 0 0 0 1
-pintype=out
-T 355 695 5 10 1 1 0 0 1
-pinlabel=A4
-T 205 745 5 10 1 1 0 6 1
-pinnumber=6
-T 0 700 5 10 0 0 0 0 1
-pinseq=6
-}
-P 0 400 300 400 1 0 0
-{
-T 0 400 5 10 0 0 0 0 1
-pintype=in
-T 355 395 5 10 1 1 0 0 1
-pinlabel=EN1
-T 205 445 5 10 1 1 0 6 1
-pinnumber=7
-T 0 400 5 10 0 0 0 0 1
-pinseq=7
-}
-P 0 100 300 100 1 0 0
-{
-T 0 100 5 10 0 0 0 0 1
-pintype=pwr
-T 355 95 5 10 1 1 0 0 1
-pinlabel=GND1
-T 205 145 5 10 1 1 0 6 1
-pinnumber=8
-T 0 100 5 10 0 0 0 0 1
-pinseq=8
-}
-P 0 2200 300 2200 1 0 0
-{
-T 0 2200 5 10 0 0 0 0 1
-pintype=pwr
-T 0 2200 5 10 0 0 0 0 1
-pinseq=1
-T 355 2195 5 10 1 1 0 0 1
-pinlabel=VDD1
-T 205 2245 5 10 1 1 0 6 1
-pinnumber=1
-}
-P 0 1900 300 1900 1 0 0
-{
-T 0 1900 5 10 0 0 0 0 1
-pintype=pwr
-T 0 1900 5 10 0 0 0 0 1
-pinseq=2
-T 355 1895 5 10 1 1 0 0 1
-pinlabel=GND1
-T 205 1945 5 10 1 1 0 6 1
-pinnumber=2
-}
-P 0 1600 300 1600 1 0 0
-{
-T 0 1600 5 10 0 0 0 0 1
-pintype=in
-T 0 1600 5 10 0 0 0 0 1
-pinseq=3
-T 355 1595 5 10 1 1 0 0 1
-pinlabel=A1
-T 205 1645 5 10 1 1 0 6 1
-pinnumber=3
-}
-P 0 1300 300 1300 1 0 0
-{
-T 0 1300 5 10 0 0 0 0 1
-pintype=in
-T 0 1300 5 10 0 0 0 0 1
-pinseq=4
-T 355 1295 5 10 1 1 0 0 1
-pinlabel=A2
-T 205 1345 5 10 1 1 0 6 1
-pinnumber=4
-}
-P 2200 1000 1900 1000 1 0 0
-{
-T 2200 1000 5 10 0 0 0 6 1
-pintype=out
-T 2200 1000 5 10 0 0 0 6 1
-pinseq=12
-T 1845 995 5 10 1 1 0 6 1
-pinlabel=B3
-T 1995 1045 5 10 1 1 0 0 1
-pinnumber=12
-}
-P 2200 700 1900 700 1 0 0
-{
-T 2200 700 5 10 0 0 0 6 1
-pintype=in
-T 2200 700 5 10 0 0 0 6 1
-pinseq=11
-T 1845 695 5 10 1 1 0 6 1
-pinlabel=B4
-T 1995 745 5 10 1 1 0 0 1
-pinnumber=11
-}
-P 2200 400 1900 400 1 0 0
-{
-T 2200 400 5 10 0 0 0 6 1
-pintype=in
-T 2200 400 5 10 0 0 0 6 1
-pinseq=10
-T 1845 395 5 10 1 1 0 6 1
-pinlabel=EN2
-T 1995 445 5 10 1 1 0 0 1
-pinnumber=10
-}
-P 2200 100 1900 100 1 0 0
-{
-T 2200 100 5 10 0 0 0 6 1
-pintype=pwr
-T 2200 100 5 10 0 0 0 6 1
-pinseq=9
-T 1845 95 5 10 1 1 0 6 1
-pinlabel=GND2
-T 1995 145 5 10 1 1 0 0 1
-pinnumber=9
-}
-P 2200 2200 1900 2200 1 0 0
-{
-T 2200 2200 5 10 0 0 0 6 1
-pintype=pwr
-T 2200 2200 5 10 0 0 0 6 1
-pinseq=16
-T 1845 2195 5 10 1 1 0 6 1
-pinlabel=VDD2
-T 1995 2245 5 10 1 1 0 0 1
-pinnumber=16
-}
-P 2200 1900 1900 1900 1 0 0
-{
-T 2200 1900 5 10 0 0 0 6 1
-pintype=pwr
-T 2200 1900 5 10 0 0 0 6 1
-pinseq=15
-T 1845 1895 5 10 1 1 0 6 1
-pinlabel=GND2
-T 1995 1945 5 10 1 1 0 0 1
-pinnumber=15
-}
-P 2200 1600 1900 1600 1 0 0
-{
-T 2200 1600 5 10 0 0 0 6 1
-pintype=out
-T 2200 1600 5 10 0 0 0 6 1
-pinseq=14
-T 1845 1595 5 10 1 1 0 6 1
-pinlabel=B1
-T 1995 1645 5 10 1 1 0 0 1
-pinnumber=14
-}
-P 2200 1300 1900 1300 1 0 0
-{
-T 2200 1300 5 10 0 0 0 6 1
-pintype=out
-T 2200 1300 5 10 0 0 0 6 1
-pinseq=13
-T 1845 1295 5 10 1 1 0 6 1
-pinlabel=B2
-T 1995 1345 5 10 1 1 0 0 1
-pinnumber=13
-}
-T 1300 900 9 10 1 0 90 0 2
-Si8441
-
-B 300 0 1600 2400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
-T 1300 895 8 10 1 1 90 0 1
-footprint=SOIC16
+++ /dev/null
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-Element[0x00000000 "Square Quad-side flat pack" "" "TQFP64_14" 0 0 -2000 -6000 0 100 0x00000000]
-(
-
- # left row
-
-
-
-
-
- Pad[-34772 -23622 -30346 -23622 1574 3000 1874 "1" "1" 0x00000100]
-
-
-
- Pad[-34772 -20473 -30346 -20473 1574 3000 1874 "2" "2" 0x00000100]
-
-
-
- Pad[-34772 -17323 -30346 -17323 1574 3000 1874 "3" "3" 0x00000100]
-
-
-
- Pad[-34772 -14174 -30346 -14174 1574 3000 1874 "4" "4" 0x00000100]
-
-
-
- Pad[-34772 -11024 -30346 -11024 1574 3000 1874 "5" "5" 0x00000100]
-
-
-
- Pad[-34772 -7874 -30346 -7874 1574 3000 1874 "6" "6" 0x00000100]
-
-
-
- Pad[-34772 -4725 -30346 -4725 1574 3000 1874 "7" "7" 0x00000100]
-
-
-
- Pad[-34772 -1575 -30346 -1575 1574 3000 1874 "8" "8" 0x00000100]
-
-
-
- Pad[-34772 1574 -30346 1574 1574 3000 1874 "9" "9" 0x00000100]
-
-
-
- Pad[-34772 4724 -30346 4724 1574 3000 1874 "10" "10" 0x00000100]
-
-
-
- Pad[-34772 7874 -30346 7874 1574 3000 1874 "11" "11" 0x00000100]
-
-
-
- Pad[-34772 11023 -30346 11023 1574 3000 1874 "12" "12" 0x00000100]
-
-
-
- Pad[-34772 14173 -30346 14173 1574 3000 1874 "13" "13" 0x00000100]
-
-
-
- Pad[-34772 17322 -30346 17322 1574 3000 1874 "14" "14" 0x00000100]
-
-
-
- Pad[-34772 20472 -30346 20472 1574 3000 1874 "15" "15" 0x00000100]
-
-
-
- Pad[-34772 23622 -30346 23622 1574 3000 1874 "16" "16" 0x00000100]
-
-
-
-
- # bottom row
-
-
-
-
- Pad[-23622 34772 -23622 30346 1574 3000 1874 "17" "17" 0x00000900]
-
-
-
- Pad[-20473 34772 -20473 30346 1574 3000 1874 "18" "18" 0x00000900]
-
-
-
- Pad[-17323 34772 -17323 30346 1574 3000 1874 "19" "19" 0x00000900]
-
-
-
- Pad[-14174 34772 -14174 30346 1574 3000 1874 "20" "20" 0x00000900]
-
-
-
- Pad[-11024 34772 -11024 30346 1574 3000 1874 "21" "21" 0x00000900]
-
-
-
- Pad[-7874 34772 -7874 30346 1574 3000 1874 "22" "22" 0x00000900]
-
-
-
- Pad[-4725 34772 -4725 30346 1574 3000 1874 "23" "23" 0x00000900]
-
-
-
- Pad[-1575 34772 -1575 30346 1574 3000 1874 "24" "24" 0x00000900]
-
-
-
- Pad[1574 34772 1574 30346 1574 3000 1874 "25" "25" 0x00000900]
-
-
-
- Pad[4724 34772 4724 30346 1574 3000 1874 "26" "26" 0x00000900]
-
-
-
- Pad[7874 34772 7874 30346 1574 3000 1874 "27" "27" 0x00000900]
-
-
-
- Pad[11023 34772 11023 30346 1574 3000 1874 "28" "28" 0x00000900]
-
-
-
- Pad[14173 34772 14173 30346 1574 3000 1874 "29" "29" 0x00000900]
-
-
-
- Pad[17322 34772 17322 30346 1574 3000 1874 "30" "30" 0x00000900]
-
-
-
- Pad[20472 34772 20472 30346 1574 3000 1874 "31" "31" 0x00000900]
-
-
-
- Pad[23622 34772 23622 30346 1574 3000 1874 "32" "32" 0x00000900]
-
-
-
-
- # right row
-
-
-
-
- Pad[34772 23622 30346 23622 1574 3000 1874 "33" "33" 0x00000100]
-
-
-
- Pad[34772 20473 30346 20473 1574 3000 1874 "34" "34" 0x00000100]
-
-
-
- Pad[34772 17323 30346 17323 1574 3000 1874 "35" "35" 0x00000100]
-
-
-
- Pad[34772 14174 30346 14174 1574 3000 1874 "36" "36" 0x00000100]
-
-
-
- Pad[34772 11024 30346 11024 1574 3000 1874 "37" "37" 0x00000100]
-
-
-
- Pad[34772 7874 30346 7874 1574 3000 1874 "38" "38" 0x00000100]
-
-
-
- Pad[34772 4725 30346 4725 1574 3000 1874 "39" "39" 0x00000100]
-
-
-
- Pad[34772 1575 30346 1575 1574 3000 1874 "40" "40" 0x00000100]
-
-
-
- Pad[34772 -1574 30346 -1574 1574 3000 1874 "41" "41" 0x00000100]
-
-
-
- Pad[34772 -4724 30346 -4724 1574 3000 1874 "42" "42" 0x00000100]
-
-
-
- Pad[34772 -7874 30346 -7874 1574 3000 1874 "43" "43" 0x00000100]
-
-
-
- Pad[34772 -11023 30346 -11023 1574 3000 1874 "44" "44" 0x00000100]
-
-
-
- Pad[34772 -14173 30346 -14173 1574 3000 1874 "45" "45" 0x00000100]
-
-
-
- Pad[34772 -17322 30346 -17322 1574 3000 1874 "46" "46" 0x00000100]
-
-
-
- Pad[34772 -20472 30346 -20472 1574 3000 1874 "47" "47" 0x00000100]
-
-
-
- Pad[34772 -23622 30346 -23622 1574 3000 1874 "48" "48" 0x00000100]
-
-
-
-
- # top row
-
-
-
-
- Pad[23622 -34772 23622 -30346 1574 3000 1874 "49" "49" 0x00000900]
-
-
-
-
- Pad[20473 -34772 20473 -30346 1574 3000 1874 "50" "50" 0x00000900]
-
-
-
-
- Pad[17323 -34772 17323 -30346 1574 3000 1874 "51" "51" 0x00000900]
-
-
-
-
- Pad[14174 -34772 14174 -30346 1574 3000 1874 "52" "52" 0x00000900]
-
-
-
-
- Pad[11024 -34772 11024 -30346 1574 3000 1874 "53" "53" 0x00000900]
-
-
-
-
- Pad[7874 -34772 7874 -30346 1574 3000 1874 "54" "54" 0x00000900]
-
-
-
-
- Pad[4725 -34772 4725 -30346 1574 3000 1874 "55" "55" 0x00000900]
-
-
-
-
- Pad[1575 -34772 1575 -30346 1574 3000 1874 "56" "56" 0x00000900]
-
-
-
-
- Pad[-1574 -34772 -1574 -30346 1574 3000 1874 "57" "57" 0x00000900]
-
-
-
-
- Pad[-4724 -34772 -4724 -30346 1574 3000 1874 "58" "58" 0x00000900]
-
-
-
-
- Pad[-7874 -34772 -7874 -30346 1574 3000 1874 "59" "59" 0x00000900]
-
-
-
-
- Pad[-11023 -34772 -11023 -30346 1574 3000 1874 "60" "60" 0x00000900]
-
-
-
-
- Pad[-14173 -34772 -14173 -30346 1574 3000 1874 "61" "61" 0x00000900]
-
-
-
-
- Pad[-17322 -34772 -17322 -30346 1574 3000 1874 "62" "62" 0x00000900]
-
-
-
-
- Pad[-20472 -34772 -20472 -30346 1574 3000 1874 "63" "63" 0x00000900]
-
-
-
-
- Pad[-23622 -34772 -23622 -30346 1574 3000 1874 "64" "64" 0x00000900]
-
-
-
-
-
- # exposed paddle (if this is an exposed paddle part)
-
-
- # top
- ElementLine[-24259 -27159 27159 -27159 800]
- # right
- ElementLine[27159 -27159 27159 27159 800]
- # bottom
- ElementLine[27159 27159 -27159 27159 800]
- # left
- ElementLine[-27159 27159 -27159 -24259 800]
- # angled corner
- ElementLine[-27159 -24259 -24259 -27159 800]
-
- ElementArc[-24259 -24259 1000 1000 0 360 800]
-
-)
-
+++ /dev/null
-v 20130925 2
-P 1000 1400 1300 1400 1 0 1
-{
-T 1100 1450 5 10 1 1 0 0 1
-pinnumber=4
-T 1100 1450 5 10 0 0 0 0 1
-pinseq=4
-}
-V 800 1400 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
-V 200 1400 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
-P 500 1700 1300 1700 1 0 0
-{
-T 1100 1750 5 10 1 1 0 0 1
-pinnumber=1
-T 1100 1750 5 10 0 0 0 0 1
-pinseq=1
-}
-P 1000 800 1300 800 1 0 1
-{
-T 1100 850 5 10 1 1 0 0 1
-pinnumber=5
-T 1100 850 5 10 0 0 0 0 1
-pinseq=5
-}
-V 800 800 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
-V 200 800 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
-P 500 1100 1300 1100 1 0 0
-{
-T 1100 1150 5 10 1 1 0 0 1
-pinnumber=2
-T 1100 1150 5 10 0 0 0 0 1
-pinseq=2
-}
-P 1000 200 1300 200 1 0 1
-{
-T 1100 250 5 10 1 1 0 0 1
-pinnumber=6
-T 1100 250 5 10 0 0 0 0 1
-pinseq=6
-}
-V 800 200 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
-V 200 200 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
-P 500 500 1300 500 1 0 0
-{
-T 1100 550 5 10 1 1 0 0 1
-pinnumber=3
-T 1100 550 5 10 0 0 0 0 1
-pinseq=3
-}
-T 200 1900 8 10 1 1 0 0 1
-refdes=J?
-L 350 1550 500 1700 1 0 0 0 -1 -1
-L 350 950 500 1100 1 0 0 0 -1 -1
-L 350 350 500 500 1 0 0 0 -1 -1
-T 0 -1200 9 10 0 0 0 0 1
-author=DJ Delorie
-T 0 -1200 9 10 0 0 0 0 1
-copyright=2006 DJ Delorie
-T 0 -1200 9 10 0 0 0 0 1
-dist-license=GPL
-T 0 -1200 9 10 0 0 0 0 1
-use-license=unlimited
-T 0 -1200 9 10 0 0 0 0 1
-description=DB-9 numbering
+++ /dev/null
-v 20060123 1
-P 1000 2600 1300 2600 1 0 1
-{
-T 1100 2650 5 10 1 1 0 0 1
-pinnumber=6
-T 1100 2650 5 10 0 0 0 0 1
-pinseq=6
-}
-V 800 2600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
-V 200 2600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
-P 500 2900 1300 2900 1 0 0
-{
-T 1100 2950 5 10 1 1 0 0 1
-pinnumber=1
-T 1100 2950 5 10 0 0 0 0 1
-pinseq=1
-}
-P 1000 2000 1300 2000 1 0 1
-{
-T 1100 2050 5 10 1 1 0 0 1
-pinnumber=7
-T 1100 2050 5 10 0 0 0 0 1
-pinseq=7
-}
-V 800 2000 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
-V 200 2000 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
-P 500 2300 1300 2300 1 0 0
-{
-T 1100 2350 5 10 1 1 0 0 1
-pinnumber=2
-T 1100 2350 5 10 0 0 0 0 1
-pinseq=2
-}
-P 1000 1400 1300 1400 1 0 1
-{
-T 1100 1450 5 10 1 1 0 0 1
-pinnumber=8
-T 1100 1450 5 10 0 0 0 0 1
-pinseq=8
-}
-V 800 1400 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
-V 200 1400 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
-P 500 1700 1300 1700 1 0 0
-{
-T 1100 1750 5 10 1 1 0 0 1
-pinnumber=3
-T 1100 1750 5 10 0 0 0 0 1
-pinseq=3
-}
-P 1000 800 1300 800 1 0 1
-{
-T 1100 850 5 10 1 1 0 0 1
-pinnumber=9
-T 1100 850 5 10 0 0 0 0 1
-pinseq=9
-}
-V 800 800 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
-V 200 800 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
-P 500 1100 1300 1100 1 0 0
-{
-T 1100 1150 5 10 1 1 0 0 1
-pinnumber=4
-T 1100 1150 5 10 0 0 0 0 1
-pinseq=4
-}
-V 800 200 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
-V 200 200 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
-P 500 500 1300 500 1 0 0
-{
-T 1100 550 5 10 1 1 0 0 1
-pinnumber=5
-T 1100 550 5 10 0 0 0 0 1
-pinseq=5
-}
-T 200 3100 8 10 1 1 0 0 1
-refdes=J?
-L 350 2750 500 2900 1 0 0 0 -1 -1
-L 350 2150 500 2300 1 0 0 0 -1 -1
-L 350 1550 500 1700 1 0 0 0 -1 -1
-L 350 950 500 1100 1 0 0 0 -1 -1
-L 350 350 500 500 1 0 0 0 -1 -1
-T 0 0 9 10 0 0 0 0 1
-author=DJ Delorie
-T 0 0 9 10 0 0 0 0 1
-copyright=2006 DJ Delorie
-T 0 0 9 10 0 0 0 0 1
-dist-license=GPL
-T 0 0 9 10 0 0 0 0 1
-use-license=unlimited
-T 0 0 9 10 0 0 0 0 1
-description=DB-9 numbering
+++ /dev/null
-v 20130925 2
-B 200 0 1000 1100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
-T 795 900 8 10 1 1 0 0 1
-refdes=IO?
-T 195 98 8 10 1 1 0 0 1
-source=isolation.sch
-P 0 1000 200 1000 1 0 0
-{
-T 0 1000 5 10 0 0 0 0 1
-pintype=unknown
-T 255 995 5 10 0 1 0 0 1
-pinlabel=step_x
-T 200 1000 5 10 1 1 0 0 1
-refdes=step_x
-}
-P 0 800 200 800 1 0 0
-{
-T 0 800 5 10 0 0 0 0 1
-pintype=unknown
-T 255 795 5 10 1 1 0 0 1
-pinlabel=dir_x
-}
-P 0 600 200 600 1 0 0
-{
-T 0 600 5 10 0 0 0 0 1
-pintype=unknown
-T 255 595 5 10 1 1 0 0 1
-pinlabel=enable_x
-}
-P 0 400 200 400 1 0 0
-{
-T 0 400 5 10 0 0 0 0 1
-pintype=unknown
-T 255 395 5 10 1 1 0 0 1
-pinlabel=spi_cs_x
-}
+++ /dev/null
-v 20130925 2
-P 0 100 100 100 1 0 0
-{
-T 0 150 5 8 0 0 0 6 1
-pinnumber=1
-T -50 50 5 8 0 1 0 8 1
-pinseq=1
-T 50 100 9 8 0 1 0 0 1
-pinlabel=A
-T 50 100 5 8 0 1 0 2 1
-pintype=pas
-}
-P 500 100 400 100 1 0 0
-{
-T 450 150 5 8 0 0 0 0 1
-pinnumber=2
-T 550 50 5 8 0 1 0 2 1
-pinseq=2
-T 450 100 9 8 0 1 0 6 1
-pinlabel=K
-T 450 100 5 8 0 1 0 8 1
-pintype=pas
-}
-L 225 175 300 100 3 0 0 0 -1 -1
-L 300 100 225 25 3 0 0 0 -1 -1
-L 225 175 225 25 3 0 0 0 -1 -1
-L 300 175 300 25 3 0 0 0 -1 -1
-L 300 100 400 100 3 0 0 0 -1 -1
-L 225 100 100 100 3 0 0 0 -1 -1
-V 250 100 125 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
-T 600 500 5 10 0 0 0 0 1
-device=LED
-L 300 225 350 275 3 0 0 0 -1 -1
-L 350 275 350 250 3 0 0 0 -1 -1
-L 350 250 400 300 3 0 0 0 -1 -1
-T 425 200 8 10 1 1 0 0 1
-refdes=LED?
-T 600 1100 5 10 0 0 0 0 1
-description=LED
-T 600 900 5 10 0 0 0 0 1
-numslots=0
-T 600 700 5 10 0 0 0 0 1
-symversion=0.1
-L 300 275 350 325 3 0 0 0 -1 -1
-L 350 325 350 300 3 0 0 0 -1 -1
-L 350 300 400 350 3 0 0 0 -1 -1
+++ /dev/null
-v 20130925 2
-P 0 100 150 100 1 0 0
-{
-T 250 50 5 6 0 1 0 0 1
-pinnumber=1
-T 250 50 5 6 0 0 0 0 1
-pinseq=1
-}
-L 150 150 150 50 3 0 0 0 -1 -1
-L 150 150 450 150 3 0 0 0 -1 -1
-L 450 150 500 100 3 0 0 0 -1 -1
-L 500 100 450 50 3 0 0 0 -1 -1
-L 450 50 150 50 3 0 0 0 -1 -1
-T 100 300 5 10 0 0 0 0 1
-device=OUTPUT
+++ /dev/null
-v 20130925 2
-L 500 150 450 50 3 0 0 0 -1 -1
-L 450 50 400 150 3 0 0 0 -1 -1
-L 400 150 350 50 3 0 0 0 -1 -1
-L 350 50 300 150 3 0 0 0 -1 -1
-T 300 400 5 10 0 0 0 0 1
-device=RESISTOR
-L 500 150 525 100 3 0 0 0 -1 -1
-P 600 100 525 100 1 0 0
-{
-T 850 150 5 8 0 1 0 0 1
-pinnumber=2
-T 850 150 5 8 0 0 0 0 1
-pinseq=2
-T 850 150 5 8 0 1 0 0 1
-pinlabel=2
-T 850 150 5 8 0 1 0 0 1
-pintype=pas
-}
-P 200 100 275 100 1 0 0
-{
-T 200 150 5 8 0 1 0 0 1
-pinnumber=1
-T 200 150 5 8 0 0 0 0 1
-pinseq=1
-T 200 150 5 8 0 1 0 0 1
-pinlabel=1
-T 200 150 5 8 0 1 0 0 1
-pintype=pas
-}
-L 300 150 275 100 3 0 0 0 -1 -1
-T 100 175 8 10 1 1 0 0 1
-refdes=R?
-T 0 0 8 10 0 1 0 0 1
-pins=2
-T 0 0 8 10 0 1 0 0 1
-class=DISCRETE
-T 500 175 8 10 1 1 0 0 1
-value=?Ω
+++ /dev/null
-v 20130925 2
-P 200 0 200 150 1 0 0
-{
-T 250 50 5 6 0 1 0 0 1
-pinnumber=1
-T 250 50 5 6 0 0 0 0 1
-pinseq=1
-T 250 50 5 6 0 1 0 0 1
-pinlabel=1
-T 250 50 5 6 0 1 0 0 1
-pintype=pwr
-}
-L 50 150 350 150 3 0 0 0 -1 -1
-T 75 175 9 8 1 0 0 0 1
-Vdd
-T 450 200 8 10 0 0 0 0 1
-net=Vdd:1
+++ /dev/null
-v 20130925 2
-P 200 0 200 150 1 0 0
-{
-T 250 50 5 6 0 1 0 0 1
-pinnumber=1
-T 250 50 5 6 0 0 0 0 1
-pinseq=1
-T 250 50 5 6 0 1 0 0 1
-pinlabel=1
-T 250 50 5 6 0 1 0 0 1
-pintype=pwr
-}
-L 50 150 350 150 3 0 0 0 -1 -1
-T 75 175 9 8 1 0 0 0 1
-Vss
-T 450 200 8 10 0 0 0 0 1
-net=Vss:1