{
T 46700 40700 5 10 0 0 90 0 1
device=CAPACITOR
-T 46900 40800 5 10 1 1 0 0 1
+T 46900 40900 5 10 1 1 0 0 1
refdes=C33
-T 47150 40700 5 10 1 1 180 0 1
+T 47250 40700 5 10 1 1 180 0 1
value=22pF
T 47400 40500 5 10 0 0 90 0 1
footprint=0603
model=M20-9950345
}
N 44600 41500 44600 41800 4
-N 44600 41500 43100 41500 4
-N 43100 41500 43100 42000 4
-N 43100 42000 42200 42000 4
+N 44600 41500 43900 41500 4
+N 43900 41500 43900 42000 4
+N 43900 42000 42200 42000 4
N 42200 40800 44900 40800 4
N 44900 40800 44900 41800 4
C 42500 41500 1 180 0 nc.sym
footprint=TQFP64_14_ATXMEGA
T 47800 50200 5 10 1 1 0 0 1
refdes=U5
-T 43800 41700 5 10 1 1 0 0 1
+T 45200 49100 5 10 1 1 0 0 1
device=ATXMEGA64A3U-AUR
}
C 41300 50300 1 0 0 cap.sym
T 49100 42300 5 10 0 0 180 0 1
device=INPUT
T 48850 42450 5 10 1 1 0 0 1
-refdes=a_max
+net=a_max:1
}
C 49100 42900 1 180 0 input.sym
{
T 49100 42600 5 10 0 0 180 0 1
device=INPUT
T 48850 42750 5 10 1 1 0 0 1
-refdes=a_min
+net=a_min:1
}
C 49100 45200 1 180 0 input.sym
{
T 49100 44900 5 10 0 0 180 0 1
device=INPUT
T 48850 45050 5 10 1 1 0 0 1
-refdes=z_max
+net=z_max:1
}
C 49100 45500 1 180 0 input.sym
{
T 49100 45200 5 10 0 0 180 0 1
device=INPUT
T 48850 45350 5 10 1 1 0 0 1
-refdes=z_min
+net=z_min:1
}
C 49100 47800 1 180 0 input.sym
{
T 49100 47500 5 10 0 0 180 0 1
device=INPUT
T 48850 47650 5 10 1 1 0 0 1
-refdes=y_max
+net=y_max:1
}
C 49100 48100 1 180 0 input.sym
{
T 49100 47800 5 10 0 0 180 0 1
device=INPUT
T 48850 47950 5 10 1 1 0 0 1
-refdes=y_min
+net=y_min:1
}
C 48300 44700 1 180 1 output.sym
{
T 48400 44400 5 10 0 0 180 6 1
device=OUTPUT
T 48850 44550 5 10 1 1 0 0 1
-refdes=step_y
+net=step_y:1
}
C 48300 44100 1 180 1 output.sym
{
T 48400 43800 5 10 0 0 180 6 1
device=OUTPUT
T 48850 43950 5 10 1 1 0 0 1
-refdes=enable_y
+net=enable_y:1
}
C 48300 44400 1 180 1 output.sym
{
T 48400 44100 5 10 0 0 180 6 1
device=OUTPUT
T 48850 44250 5 10 1 1 0 0 1
-refdes=dir_y
+net=dir_y:1
}
C 48300 47300 1 180 1 output.sym
{
T 48400 47000 5 10 0 0 180 6 1
device=OUTPUT
T 48850 47150 5 10 1 1 0 0 1
-refdes=step_z
+net=step_z:1
}
C 48300 46700 1 180 1 output.sym
{
T 48400 46400 5 10 0 0 180 6 1
device=OUTPUT
T 48850 46550 5 10 1 1 0 0 1
-refdes=enable_z
+net=enable_z:1
}
C 48300 47000 1 180 1 output.sym
{
T 48400 46700 5 10 0 0 180 6 1
device=OUTPUT
T 48850 46850 5 10 1 1 0 0 1
-refdes=dir_z
+net=dir_z:1
}
C 48300 49900 1 180 1 output.sym
{
T 48400 49600 5 10 0 0 180 6 1
device=OUTPUT
T 48850 49750 5 10 1 1 0 0 1
-refdes=step_a
+net=step_a:1
}
C 48300 49300 1 180 1 output.sym
{
T 48400 49000 5 10 0 0 180 6 1
device=OUTPUT
T 48850 49150 5 10 1 1 0 0 1
-refdes=enable_a
+net=enable_a:1
}
C 48300 49600 1 180 1 output.sym
{
T 48400 49300 5 10 0 0 180 6 1
device=OUTPUT
T 48850 49450 5 10 1 1 0 0 1
-refdes=dir_a
+net=dir_a:1
}
C 48300 48800 1 0 0 output.sym
{
T 48400 49100 5 10 0 0 0 0 1
device=OUTPUT
T 48850 48850 5 10 1 1 0 0 1
-refdes=spi_cs_a
+net=spi_cs_a:1
}
C 48300 46200 1 0 0 output.sym
{
T 48400 46500 5 10 0 0 0 0 1
device=OUTPUT
T 48850 46250 5 10 1 1 0 0 1
-refdes=spi_cs_z
+net=spi_cs_z:1
}
C 49100 46100 1 180 0 input.sym
{
T 49100 45800 5 10 0 0 180 0 1
device=INPUT
T 48850 45950 5 10 1 1 0 0 1
-refdes=fault_z
+net=fault_z:1
}
C 49100 48700 1 180 0 input.sym
{
T 49100 48400 5 10 0 0 180 0 1
device=INPUT
T 48850 48550 5 10 1 1 0 0 1
-refdes=fault_a
+net=fault_a:1
}
C 49100 43500 1 180 0 input.sym
{
T 49100 43200 5 10 0 0 180 0 1
device=INPUT
T 48850 43350 5 10 1 1 0 0 1
-refdes=fault_y
+net=fault_y:1
}
C 44000 43800 1 180 0 output.sym
{
T 43900 43500 5 10 0 0 180 0 1
device=INPUT
-T 42800 43650 5 10 1 1 0 0 1
-refdes=serial_tx
+T 42600 43650 5 10 1 1 0 0 1
+net=serial_tx:1
}
C 43200 43900 1 0 0 input.sym
{
T 43200 44200 5 10 0 0 0 0 1
device=OUTPUT
-T 42800 43950 5 10 1 1 0 0 1
-refdes=serial_rx
+T 42600 43950 5 10 1 1 0 0 1
+net=serial_rx:1
}
C 44000 43200 1 180 0 output.sym
{
T 43900 42900 5 10 0 0 180 0 1
device=INPUT
-T 42900 43050 5 10 1 1 0 0 1
-refdes=spi_clk
+T 42700 43050 5 10 1 1 0 0 1
+net=spi_clk:1
}
C 44000 42600 1 180 0 output.sym
{
T 43900 42300 5 10 0 0 180 0 1
device=INPUT
-T 42750 42450 5 10 1 1 0 0 1
-refdes=spi_mosi
+T 42550 42450 5 10 1 1 0 0 1
+net=spi_mosi:1
}
C 43200 42700 1 0 0 input.sym
{
T 43200 43000 5 10 0 0 0 0 1
device=OUTPUT
-T 42750 42750 5 10 1 1 0 0 1
-refdes=spi_miso
+T 42550 42750 5 10 1 1 0 0 1
+net=spi_miso:1
}
C 43200 47900 1 0 0 input.sym
{
T 43200 48200 5 10 0 0 0 0 1
device=INPUT
-T 43000 47950 5 10 1 1 0 0 1
-refdes=x_min
+T 42800 47950 5 10 1 1 0 0 1
+net=x_min:1
}
C 43200 47600 1 0 0 input.sym
{
T 43200 47900 5 10 0 0 0 0 1
device=INPUT
-T 42950 47650 5 10 1 1 0 0 1
-refdes=x_max
+T 42750 47650 5 10 1 1 0 0 1
+net=x_max:1
}
C 44000 49900 1 180 0 output.sym
{
T 43900 49600 5 10 0 0 180 0 1
device=OUTPUT
-T 42950 49750 5 10 1 1 0 0 1
-refdes=step_x
+T 42750 49750 5 10 1 1 0 0 1
+net=step_x:1
}
C 44000 49300 1 180 0 output.sym
{
T 43900 49000 5 10 0 0 180 0 1
device=OUTPUT
-T 42750 49150 5 10 1 1 0 0 1
-refdes=enable_x
+T 42550 49150 5 10 1 1 0 0 1
+net=enable_x:1
}
C 44000 49600 1 180 0 output.sym
{
T 43900 49300 5 10 0 0 180 0 1
device=OUTPUT
-T 43100 49450 5 10 1 1 0 0 1
-refdes=dir_x
+T 42900 49450 5 10 1 1 0 0 1
+net=dir_x:1
}
C 43200 44200 1 0 0 input.sym
{
T 43200 44500 5 10 0 0 0 0 1
device=INPUT
-T 42700 44250 5 10 1 1 0 0 1
-refdes=serial_rts
+T 42500 44250 5 10 1 1 0 0 1
+net=serial_rts:1
}
C 44000 49000 1 180 0 output.sym
{
T 43900 48700 5 10 0 0 180 0 1
device=OUTPUT
-T 42800 48850 5 10 1 1 0 0 1
-refdes=spi_cs_x
+T 42600 48850 5 10 1 1 0 0 1
+net=spi_cs_x:1
}
C 43200 48500 1 0 0 input.sym
{
T 43200 48800 5 10 0 0 0 0 1
device=INPUT
-T 42950 48550 5 10 1 1 0 0 1
-refdes=fault_x
+T 42750 48550 5 10 1 1 0 0 1
+net=fault_x:1
}
C 45700 40900 1 180 0 input.sym
{
T 45700 40600 5 10 0 0 180 0 1
device=OUTPUT
-T 45900 40850 5 10 1 1 180 0 1
-refdes=reset
+T 46000 40900 5 10 1 1 180 0 1
+net=reset:1
}
C 48300 43800 1 180 1 output.sym
{
T 48400 43500 5 10 0 0 180 6 1
device=OUTPUT
T 48850 43650 5 10 1 1 0 0 1
-refdes=spi_cs_y
+net=spi_cs_y:1
}
C 44000 43500 1 180 0 output.sym
{
T 43900 43200 5 10 0 0 180 0 1
device=OUTPUT
-T 42700 43350 5 10 1 1 0 0 1
-refdes=serial_cts
+T 42500 43350 5 10 1 1 0 0 1
+net=serial_cts:1
}
C 44000 47300 1 180 0 output.sym
{
T 43900 47000 5 10 0 0 180 0 1
device=INPUT
-T 42650 47150 5 10 1 1 0 0 1
-refdes=spin_pwm
+T 42450 47150 5 10 1 1 0 0 1
+net=spin_pwm:1
}
C 48300 43000 1 0 0 output.sym
{
T 48400 43300 5 10 0 0 0 0 1
device=OUTPUT
-T 49550 43200 5 10 1 1 180 0 1
-refdes=switch_2
+T 49700 43200 5 10 1 1 180 0 1
+net=switch_2:1
}
C 44000 46400 1 180 0 output.sym
{
T 43900 46100 5 10 0 0 180 0 1
device=INPUT
-T 42700 46250 5 10 1 1 0 0 1
-refdes=rs485_di
+T 42500 46250 5 10 1 1 0 0 1
+net=rs485_di:1
}
C 43200 46500 1 0 0 input.sym
{
T 43200 46800 5 10 0 0 0 0 1
device=OUTPUT
-T 42700 46550 5 10 1 1 0 0 1
-refdes=rs485_ro
+T 42500 46550 5 10 1 1 0 0 1
+net=rs485_ro:1
}
C 44000 44700 1 180 0 output.sym
{
T 43900 44400 5 10 0 0 180 0 1
device=INPUT
-T 43000 44550 5 10 1 1 0 0 1
-refdes=ready
+T 42800 44550 5 10 1 1 0 0 1
+net=ready:1
}
C 48300 45600 1 0 0 output.sym
{
T 48400 45900 5 10 0 0 0 0 1
device=OUTPUT
-T 49550 45800 5 10 1 1 180 0 1
-refdes=switch_1
+T 49700 45800 5 10 1 1 180 0 1
+net=switch_1:1
}
C 44000 47000 1 180 0 output.sym
{
T 43900 46700 5 10 0 0 180 0 1
device=INPUT
-T 42800 46850 5 10 1 1 0 0 1
-refdes=spin_dir
+T 42600 46850 5 10 1 1 0 0 1
+net=spin_dir:1
}
C 44000 45200 1 180 0 output.sym
{
T 43900 44900 5 10 0 0 180 0 1
device=INPUT
-T 42500 45050 5 10 1 1 0 0 1
-refdes=spin_enable
+T 42300 45050 5 10 1 1 0 0 1
+net=spin_enable:1
}
C 44000 46100 1 180 0 output.sym
{
T 43900 45800 5 10 0 0 180 0 1
device=INPUT
-T 42700 45950 5 10 1 1 0 0 1
-refdes=rs485_de
-}
-C 44000 45800 1 180 0 output.sym
-{
-T 43900 45500 5 10 0 0 180 0 1
-device=OUTPUT
-T 43100 45650 5 10 1 1 0 0 1
-refdes=boot
+T 42500 45950 5 10 1 1 0 0 1
+net=rs485_de:1
}
C 46400 50400 1 0 0 3.3V_motor.sym
{
{
T 43900 48100 5 10 0 0 180 0 1
device=INPUT
-T 43100 48250 5 10 1 1 0 0 1
-refdes=fault
+T 42900 48250 5 10 1 1 0 0 1
+net=fault:1
}
C 49100 48400 1 180 0 input.sym
{
T 49100 48100 5 10 0 0 180 0 1
device=OUTPUT
T 48850 48250 5 10 1 1 0 0 1
-refdes=estop
+net=estop:1
}
C 43200 45300 1 0 0 input.sym
{
T 43200 45600 5 10 0 0 0 0 1
device=INPUT
-T 42700 45350 5 10 1 1 0 0 1
-refdes=serial_rts
+T 42500 45350 5 10 1 1 0 0 1
+net=serial_rts:1
}
C 53900 46300 1 0 0 connector4-2.sym
{
{
T 53100 48100 5 10 0 0 0 0 1
device=INPUT
-T 52700 47800 5 10 1 1 0 0 1
-refdes=spi_clk
+T 52650 47800 5 10 1 1 0 0 1
+net=spi_clk:1
}
C 53900 47600 1 180 0 output.sym
{
T 53800 47300 5 10 0 0 180 0 1
device=OUTPUT
-T 52600 47400 5 10 1 1 0 0 1
-refdes=spi_miso
+T 52500 47400 5 10 1 1 0 0 1
+net=spi_miso:1
}
C 53100 47000 1 0 0 input.sym
{
T 53100 47300 5 10 0 0 0 0 1
device=INPUT
-T 52600 47000 5 10 1 1 0 0 1
-refdes=spi_mosi
+T 52500 47000 5 10 1 1 0 0 1
+net=spi_mosi:1
}
C 47600 40200 1 0 0 gnd.sym
C 46000 41200 1 0 0 gnd.sym
C 42500 40400 1 90 0 gnd.sym
C 40700 50100 1 0 0 gnd.sym
C 53600 46800 1 270 0 gnd.sym
+C 43200 45600 1 0 0 input.sym
+{
+T 43200 45900 5 10 0 0 0 0 1
+device=OUTPUT
+T 42900 45650 5 10 1 1 0 0 1
+net=boot:1
+}
device=RESISTOR
T 45100 47100 5 10 0 0 90 0 1
footprint=0603
-T 45550 46850 5 10 1 1 180 0 1
+T 45650 46850 5 10 1 1 180 0 1
refdes=R10
T 45250 46525 5 10 1 1 0 0 1
value=10k
{
T 55400 44500 5 10 0 0 180 0 1
device=OUTPUT
-T 54625 44650 5 10 1 1 0 0 1
-netname=MIN
+T 54425 44650 5 10 1 1 0 0 1
+net=MIN:1
+T 55500 44800 5 10 0 0 0 0 1
+refdes=MIN
}
C 55500 44400 1 180 0 output.sym
{
T 55400 44100 5 10 0 0 180 0 1
device=OUTPUT
-T 54575 44250 5 10 1 1 0 0 1
-netname=MAX
+T 54375 44250 5 10 1 1 0 0 1
+net=MAX:1
+T 55500 44400 5 10 0 0 0 0 1
+refdes=MAX
}
C 42300 46800 1 180 0 input.sym
{
T 42600 46550 5 10 0 0 180 0 1
device=INPUT
T 42100 46625 5 10 1 1 0 0 1
-netname=STEP
+net=STEP:1
}
C 42300 46400 1 180 0 input.sym
{
T 42600 46150 5 10 0 0 180 0 1
device=INPUT
T 42100 46225 5 10 1 1 0 0 1
-netname=DIR
+net=DIR:1
}
C 42300 46000 1 180 0 input.sym
{
T 42600 45750 5 10 0 0 180 0 1
device=INPUT
T 42100 45825 5 10 1 1 0 0 1
-netname=ENN
+net=ENN:1
}
C 42300 45200 1 180 0 input.sym
{
T 42600 44950 5 10 0 0 180 0 1
device=INPUT
T 42100 45025 5 10 1 1 0 0 1
-netname=FAULT
+net=FAULT:1
}
C 42300 45600 1 180 0 input.sym
{
T 42600 45350 5 10 0 0 180 0 1
device=INPUT
T 42100 45425 5 10 1 1 0 0 1
-netname=CSN
+net=CSN:1
}
C 44300 46200 1 0 0 input.sym
{
T 44000 46450 5 10 0 0 0 0 1
device=INPUT
T 44500 46375 5 10 1 1 180 0 1
-netname=ENN
+net=ENN:1
+T 44300 46200 5 10 0 0 0 0 1
+refdes=ENN
}
C 44300 47800 1 0 0 input.sym
{
T 44000 48050 5 10 0 0 0 0 1
device=INPUT
T 44500 47975 5 10 1 1 180 0 1
-netname=CSN
+net=CSN:1
+T 44300 47800 5 10 0 0 0 0 1
+refdes=CSN
}
C 46200 45500 1 0 0 input.sym
{
T 45900 45750 5 10 0 0 0 0 1
device=INPUT
T 46400 45675 5 10 1 1 180 0 1
-netname=STEP
+net=STEP:1
+T 46200 45500 5 10 0 0 0 0 1
+refdes=STEP
}
C 46200 45800 1 0 0 input.sym
{
T 45900 46050 5 10 0 0 0 0 1
device=INPUT
T 46400 45975 5 10 1 1 180 0 1
-netname=DIR
+net=DIR:1
+T 46200 45800 5 10 0 0 0 0 1
+refdes=DIR
}
C 47000 44700 1 180 0 output.sym
{
T 46900 44400 5 10 0 0 180 0 1
device=OUTPUT
-T 45900 44500 5 10 1 1 0 0 1
-netname=FAULT
+T 45700 44500 5 10 1 1 0 0 1
+net=FAULT:1
+T 47000 44700 5 10 0 0 0 0 1
+refdes=FAULT
}
C 47000 47100 1 180 0 output.sym
{
T 46900 46800 5 10 0 0 180 0 1
device=OUTPUT
-T 45900 46900 5 10 1 1 0 0 1
-netname=MISO
+T 45800 46900 5 10 1 1 0 0 1
+net=MISO:1
+T 47000 47100 5 10 0 0 0 0 1
+refdes=MISO
}
C 46200 47200 1 0 0 input.sym
{
T 45900 47450 5 10 0 0 0 0 1
device=INPUT
T 46400 47375 5 10 1 1 180 0 1
-netname=MOSI
+net=MOSI:1
+T 46200 47200 5 10 0 0 0 0 1
+refdes=MOSI
}
C 46200 47500 1 0 0 input.sym
{
T 45900 47750 5 10 0 0 0 0 1
device=INPUT
T 46400 47675 5 10 1 1 180 0 1
-netname=SCK
+net=SCK:1
+T 46200 47500 5 10 0 0 0 0 1
+refdes=SCK
}
C 46200 46500 1 0 0 input.sym
{
T 45900 46750 5 10 0 0 0 0 1
device=INPUT
T 46400 46675 5 10 1 1 180 0 1
-netname=CLK
+net=CLK:1
+T 46200 46500 5 10 0 0 0 0 1
+refdes=CLK
}
N 53300 48100 53300 47800 4
N 53300 48500 53300 48700 4
{
T 52500 45500 5 10 0 0 0 0 1
device=OUTPUT
-T 52000 45200 5 10 1 1 0 0 1
-refdes=spi_cs_a
+T 51900 45200 5 10 1 1 0 0 1
+net=spi_cs_a:1
}
C 52500 45000 1 0 0 input.sym
{
T 52500 45300 5 10 0 0 0 0 1
device=INPUT
-T 52100 45000 5 10 1 1 0 0 1
-refdes=spi_clk
+T 52050 45000 5 10 1 1 0 0 1
+net=spi_clk:1
}
C 52500 44800 1 0 0 input.sym
{
T 52500 45100 5 10 0 0 0 0 1
device=INPUT
-T 52000 44800 5 10 1 1 0 0 1
-refdes=spi_mosi
+T 51900 44800 5 10 1 1 0 0 1
+net=spi_mosi:1
}
C 53300 44800 1 180 0 output.sym
{
T 53200 44500 5 10 0 0 180 0 1
device=OUTPUT
-T 52000 44600 5 10 1 1 0 0 1
-refdes=spi_miso
+T 51900 44600 5 10 1 1 0 0 1
+net=spi_miso:1
}
C 52500 44000 1 0 0 input.sym
{
T 52500 44300 5 10 0 0 0 0 1
device=OUTPUT
-T 52300 44000 5 10 1 1 0 0 1
-refdes=dir_a
+T 52200 44000 5 10 1 1 0 0 1
+net=dir_a:1
}
C 52500 44200 1 0 0 input.sym
{
T 52500 44500 5 10 0 0 0 0 1
device=OUTPUT
-T 52000 44200 5 10 1 1 0 0 1
-refdes=enable_a
+T 51875 44200 5 10 1 1 0 0 1
+net=enable_a:1
}
C 52500 43800 1 0 0 input.sym
{
T 52500 44100 5 10 0 0 0 0 1
device=OUTPUT
-T 52200 43800 5 10 1 1 0 0 1
-refdes=step_a
+T 52075 43800 5 10 1 1 0 0 1
+net=step_a:1
}
C 53300 43800 1 180 0 output.sym
{
T 53200 43500 5 10 0 0 180 0 1
device=INPUT
-T 52200 43600 5 10 1 1 0 0 1
-refdes=fault_a
+T 52075 43600 5 10 1 1 0 0 1
+net=fault_a:1
}
C 42000 48500 1 0 0 input.sym
{
T 42000 48800 5 10 0 0 0 0 1
device=OUTPUT
-T 41500 48500 5 10 1 1 0 0 1
-refdes=spi_cs_x
+T 41400 48500 5 10 1 1 0 0 1
+net=spi_cs_x:1
}
C 42000 48300 1 0 0 input.sym
{
T 42000 48600 5 10 0 0 0 0 1
device=INPUT
-T 41600 48300 5 10 1 1 0 0 1
-refdes=spi_clk
+T 41550 48300 5 10 1 1 0 0 1
+net=spi_clk:1
}
C 42000 48100 1 0 0 input.sym
{
T 42000 48400 5 10 0 0 0 0 1
device=INPUT
-T 41500 48100 5 10 1 1 0 0 1
-refdes=spi_mosi
+T 41400 48100 5 10 1 1 0 0 1
+net=spi_mosi:1
}
C 42800 48100 1 180 0 output.sym
{
T 42700 47800 5 10 0 0 180 0 1
device=OUTPUT
-T 41500 47900 5 10 1 1 0 0 1
-refdes=spi_miso
+T 41400 47900 5 10 1 1 0 0 1
+net=spi_miso:1
}
C 42000 47300 1 0 0 input.sym
{
T 42000 47600 5 10 0 0 0 0 1
device=OUTPUT
-T 41800 47300 5 10 1 1 0 0 1
-refdes=dir_x
+T 41725 47300 5 10 1 1 0 0 1
+net=dir_x:1
}
C 42000 47500 1 0 0 input.sym
{
T 42000 47800 5 10 0 0 0 0 1
device=OUTPUT
-T 41500 47500 5 10 1 1 0 0 1
-refdes=enable_x
+T 41400 47500 5 10 1 1 0 0 1
+net=enable_x:1
}
C 42000 47100 1 0 0 input.sym
{
T 42000 47400 5 10 0 0 0 0 1
device=OUTPUT
-T 41700 47100 5 10 1 1 0 0 1
-refdes=step_x
+T 41600 47100 5 10 1 1 0 0 1
+net=step_x:1
}
C 42800 47100 1 180 0 output.sym
{
T 42700 46800 5 10 0 0 180 0 1
device=INPUT
-T 41700 46900 5 10 1 1 0 0 1
-refdes=fault_x
+T 41600 46900 5 10 1 1 0 0 1
+net=fault_x:1
}
C 42000 45200 1 0 0 input.sym
{
T 42000 45500 5 10 0 0 0 0 1
device=OUTPUT
-T 41500 45200 5 10 1 1 0 0 1
-refdes=spi_cs_y
+T 41400 45200 5 10 1 1 0 0 1
+net=spi_cs_y:1
}
C 42000 45000 1 0 0 input.sym
{
T 42000 45300 5 10 0 0 0 0 1
device=INPUT
-T 41600 45000 5 10 1 1 0 0 1
-refdes=spi_clk
+T 41550 45000 5 10 1 1 0 0 1
+net=spi_clk:1
}
C 42000 44800 1 0 0 input.sym
{
T 42000 45100 5 10 0 0 0 0 1
device=INPUT
-T 41500 44800 5 10 1 1 0 0 1
-refdes=spi_mosi
+T 41400 44800 5 10 1 1 0 0 1
+net=spi_mosi:1
}
C 42800 44800 1 180 0 output.sym
{
T 42700 44500 5 10 0 0 180 0 1
device=OUTPUT
-T 41500 44600 5 10 1 1 0 0 1
-refdes=spi_miso
+T 41400 44600 5 10 1 1 0 0 1
+net=spi_miso:1
}
C 42000 44000 1 0 0 input.sym
{
T 42000 44300 5 10 0 0 0 0 1
device=OUTPUT
-T 41800 44000 5 10 1 1 0 0 1
-refdes=dir_y
+T 41725 44000 5 10 1 1 0 0 1
+net=dir_y:1
}
C 42000 44200 1 0 0 input.sym
{
T 42000 44500 5 10 0 0 0 0 1
device=OUTPUT
-T 41500 44200 5 10 1 1 0 0 1
-refdes=enable_y
+T 41375 44200 5 10 1 1 0 0 1
+net=enable_y:1
}
C 42000 43800 1 0 0 input.sym
{
T 42000 44100 5 10 0 0 0 0 1
device=OUTPUT
-T 41700 43800 5 10 1 1 0 0 1
-refdes=step_y
+T 41600 43800 5 10 1 1 0 0 1
+net=step_y:1
}
C 42800 43800 1 180 0 output.sym
{
T 42700 43500 5 10 0 0 180 0 1
device=INPUT
-T 41700 43600 5 10 1 1 0 0 1
-refdes=fault_y
+T 41600 43600 5 10 1 1 0 0 1
+net=fault_y:1
}
C 52500 48500 1 0 0 input.sym
{
T 52500 48800 5 10 0 0 0 0 1
device=OUTPUT
-T 52000 48500 5 10 1 1 0 0 1
-refdes=spi_cs_z
+T 51925 48500 5 10 1 1 0 0 1
+net=spi_cs_z:1
}
C 52500 48300 1 0 0 input.sym
{
T 52500 48600 5 10 0 0 0 0 1
device=INPUT
-T 52100 48300 5 10 1 1 0 0 1
-refdes=spi_clk
+T 52075 48300 5 10 1 1 0 0 1
+net=spi_clk:1
}
C 52500 48100 1 0 0 input.sym
{
T 52500 48400 5 10 0 0 0 0 1
device=INPUT
-T 52000 48100 5 10 1 1 0 0 1
-refdes=spi_mosi
+T 51900 48100 5 10 1 1 0 0 1
+net=spi_mosi:1
}
C 53300 48100 1 180 0 output.sym
{
T 53200 47800 5 10 0 0 180 0 1
device=OUTPUT
-T 52000 47900 5 10 1 1 0 0 1
-refdes=spi_miso
+T 51900 47900 5 10 1 1 0 0 1
+net=spi_miso:1
}
C 52500 47300 1 0 0 input.sym
{
T 52500 47600 5 10 0 0 0 0 1
device=OUTPUT
-T 52300 47300 5 10 1 1 0 0 1
-refdes=dir_z
+T 52200 47300 5 10 1 1 0 0 1
+net=dir_z:1
}
C 52500 47500 1 0 0 input.sym
{
T 52500 47800 5 10 0 0 0 0 1
device=OUTPUT
-T 52000 47500 5 10 1 1 0 0 1
-refdes=enable_z
+T 51875 47500 5 10 1 1 0 0 1
+net=enable_z:1
}
C 52500 47100 1 0 0 input.sym
{
T 52500 47400 5 10 0 0 0 0 1
device=OUTPUT
-T 52200 47100 5 10 1 1 0 0 1
-refdes=step_z
+T 52075 47100 5 10 1 1 0 0 1
+net=step_z:1
}
C 53300 47100 1 180 0 output.sym
{
T 53200 46800 5 10 0 0 180 0 1
device=INPUT
-T 52200 46900 5 10 1 1 0 0 1
-refdes=fault_z
+T 52075 46900 5 10 1 1 0 0 1
+net=fault_z:1
}
C 42000 47700 1 0 0 input.sym
{
T 42000 48000 5 10 0 0 0 0 1
device=OUTPUT
T 41400 47700 5 10 1 1 0 0 1
-refdes=mdvr_clk
+net=mdvr_clk:1
}
C 52500 47700 1 0 0 input.sym
{
T 52500 48000 5 10 0 0 0 0 1
device=OUTPUT
T 51900 47700 5 10 1 1 0 0 1
-refdes=mdvr_clk
+net=mdvr_clk:1
}
C 42000 44400 1 0 0 input.sym
{
T 42000 44700 5 10 0 0 0 0 1
device=OUTPUT
-T 41400 44400 5 10 1 1 0 0 1
-refdes=mdvr_clk
+T 41375 44400 5 10 1 1 0 0 1
+net=mdvr_clk:1
}
C 52500 44400 1 0 0 input.sym
{
T 52500 44700 5 10 0 0 0 0 1
device=OUTPUT
-T 51900 44400 5 10 1 1 0 0 1
-refdes=mdvr_clk
+T 51875 44400 5 10 1 1 0 0 1
+net=mdvr_clk:1
}
N 47700 46700 47700 46900 4
N 47200 45100 47000 45100 4
{
T 49900 46500 5 10 0 0 0 0 1
device=OUTPUT
-T 50400 46200 5 10 1 1 0 0 1
-refdes=mdvr_clk
+T 50325 46250 5 10 1 1 0 0 1
+net=mdvr_clk:1
}
C 47200 44700 1 0 0 crystal_oscillator.sym
{
{
T 42700 48600 5 10 0 0 180 0 1
device=OUTPUT
-T 41700 48700 5 10 1 1 0 0 1
-refdes=max_x
+T 41575 48700 5 10 1 1 0 0 1
+net=max_x:1
}
C 42800 49100 1 180 0 output.sym
{
T 42700 48800 5 10 0 0 180 0 1
device=OUTPUT
-T 41700 48900 5 10 1 1 0 0 1
-refdes=min_x
+T 41625 48900 5 10 1 1 0 0 1
+net=min_x:1
}
C 53300 48900 1 180 0 output.sym
{
T 53200 48600 5 10 0 0 180 0 1
device=OUTPUT
-T 52200 48700 5 10 1 1 0 0 1
-refdes=max_z
+T 52100 48700 5 10 1 1 0 0 1
+net=max_z:1
}
C 53300 49100 1 180 0 output.sym
{
T 53200 48800 5 10 0 0 180 0 1
device=OUTPUT
-T 52200 48900 5 10 1 1 0 0 1
-refdes=min_z
+T 52150 48900 5 10 1 1 0 0 1
+net=min_z:1
}
C 42800 45600 1 180 0 output.sym
{
T 42700 45300 5 10 0 0 180 0 1
device=OUTPUT
-T 41700 45400 5 10 1 1 0 0 1
-refdes=max_y
+T 41600 45400 5 10 1 1 0 0 1
+net=max_y:1
}
C 42800 45800 1 180 0 output.sym
{
T 42700 45500 5 10 0 0 180 0 1
device=OUTPUT
-T 41700 45600 5 10 1 1 0 0 1
-refdes=min_y
+T 41650 45600 5 10 1 1 0 0 1
+net=min_y:1
}
C 53300 45600 1 180 0 output.sym
{
T 53200 45300 5 10 0 0 180 0 1
device=OUTPUT
-T 52200 45400 5 10 1 1 0 0 1
-refdes=max_a
+T 52100 45400 5 10 1 1 0 0 1
+net=max_a:1
}
C 53300 45800 1 180 0 output.sym
{
T 53200 45500 5 10 0 0 180 0 1
device=OUTPUT
-T 52200 45600 5 10 1 1 0 0 1
-refdes=min_a
+T 52125 45600 5 10 1 1 0 0 1
+net=min_a:1
}
{
T 42700 48400 5 10 0 0 180 0 1
device=OUTPUT
-T 41500 48550 5 10 1 1 0 0 1
-refdes=rs485_ro
+T 41400 48550 5 10 1 1 0 0 1
+net=rs485_ro:1
}
C 42000 48200 1 0 0 input.sym
{
T 42000 48500 5 10 0 0 0 0 1
device=INPUT
-T 41500 48250 5 10 1 1 0 0 1
-refdes=rs485_re
+T 41400 48250 5 10 1 1 0 0 1
+net=rs485_re:1
}
C 42000 47900 1 0 0 input.sym
{
T 42000 48200 5 10 0 0 0 0 1
device=INPUT
-T 41450 47950 5 10 1 1 0 0 1
-refdes=rs485_de
+T 41350 47950 5 10 1 1 0 0 1
+net=rs485_de:1
}
C 42000 47600 1 0 0 input.sym
{
T 42000 47900 5 10 0 0 0 0 1
device=INPUT
-T 41500 47650 5 10 1 1 0 0 1
-refdes=rs485_di
+T 41400 47650 5 10 1 1 0 0 1
+net=rs485_di:1
}
C 43900 49300 1 0 0 cap.sym
{
T 45500 41200 5 10 0 0 180 0 1
device=INPUT
T 45250 41350 5 10 1 1 0 0 1
-refdes=ready
+net=ready:1
}
C 43500 46900 1 0 0 gnd.sym
C 44500 49100 1 0 0 gnd.sym
T 45500 41600 5 10 0 0 180 0 1
device=INPUT
T 45250 41750 5 10 1 1 0 0 1
-refdes=fault
+net=fault:1
}
C 44700 41900 1 180 0 resistor.sym
{
T 41850 45800 5 10 1 1 90 6 1
refdes=RELAY1
T 43100 46300 5 10 0 0 0 6 1
-device=8-1419125-0
+device=WRZ03-1A4-D005
}
C 42400 46400 1 180 0 io.sym
{
T 41800 46350 5 10 1 1 180 0 1
-net=load_1a
-T 42200 45800 5 10 0 0 180 0 1
-device=none
+net=load_1a:1
T 41500 46300 5 10 0 1 180 1 1
-value=IO
+device=IO
}
C 42500 44800 1 180 0 io.sym
{
-T 41300 44650 5 10 1 1 0 0 1
-net=load_1b
-T 42300 44200 5 10 0 0 180 0 1
-device=none
+T 41200 44650 5 10 1 1 0 0 1
+net=load_1b:1
T 41600 44700 5 10 0 1 180 1 1
-value=IO
+device=IO
}
C 41700 43800 1 180 1 input.sym
{
T 41400 43550 5 10 0 0 180 6 1
device=INPUT
T 41900 43600 5 10 1 1 0 6 1
-netname=switch_1
+net=switch_1:1
}
N 42500 44700 42500 44900 4
N 42400 46300 42400 46100 4
C 46800 44900 1 0 1 relay-2.sym
{
T 46700 46300 5 10 0 0 0 6 1
-device=8-1419125-0
+device=WRZ03-1A4-D005
T 45450 45800 5 10 1 1 90 6 1
refdes=RELAY2
}
}
C 46000 46400 1 180 0 io.sym
{
-T 45800 45800 5 10 0 0 180 0 1
-device=none
T 45100 46300 5 10 0 1 180 1 1
-value=IO
+device=IO
T 45400 46350 5 10 1 1 180 0 1
-net=load_2a
+net=load_2a:1
}
C 46100 44800 1 180 0 io.sym
{
-T 45900 44200 5 10 0 0 180 0 1
-device=none
T 45200 44700 5 10 0 1 180 1 1
-value=IO
-T 44900 44650 5 10 1 1 0 0 1
-net=load_2b
+device=IO
+T 44800 44650 5 10 1 1 0 0 1
+net=load_2b:1
}
C 45300 43800 1 180 1 input.sym
{
T 45000 43550 5 10 0 0 180 6 1
device=INPUT
T 45500 43600 5 10 1 1 0 6 1
-netname=switch_2
+net=switch_2:1
}
N 46100 44700 46100 44900 4
N 46000 46300 46000 46100 4
{
T 51900 46800 5 10 0 0 0 0 1
device=INPUT
-T 51425 46550 5 10 1 1 0 0 1
-refdes=switch_2
+T 51325 46550 5 10 1 1 0 0 1
+net=switch_2:1
}
C 51900 46900 1 0 0 input.sym
{
T 51900 47200 5 10 0 0 0 0 1
device=INPUT
-T 51425 46950 5 10 1 1 0 0 1
-refdes=switch_1
+T 51325 46950 5 10 1 1 0 0 1
+net=switch_1:1
}
C 51900 47300 1 0 0 input.sym
{
T 51900 47600 5 10 0 0 0 0 1
device=INPUT
-T 51800 47350 5 10 1 1 0 0 1
-refdes=fault
+T 51700 47350 5 10 1 1 0 0 1
+net=fault:1
}
C 54000 43500 1 0 1 io.sym
{
-T 53800 44100 5 10 0 0 0 6 1
-device=none
T 53100 43600 5 10 0 1 0 7 1
-value=IO
-T 52750 43675 5 10 1 1 180 6 1
-net=load_2b
+device=IO
+T 52700 43675 5 10 1 1 180 6 1
+net=load_2b:1
}
C 54000 43900 1 0 1 io.sym
{
-T 53800 44500 5 10 0 0 0 6 1
-device=none
T 53100 44000 5 10 0 1 0 7 1
-value=IO
-T 53400 43950 5 10 1 1 0 6 1
-net=load_2a
+device=IO
+T 53500 43950 5 10 1 1 0 6 1
+net=load_2a:1
}
C 51500 43500 1 0 1 io.sym
{
-T 51300 44100 5 10 0 0 0 6 1
-device=none
T 50600 43600 5 10 0 1 0 7 1
-value=IO
-T 50250 43675 5 10 1 1 180 6 1
-net=load_1b
+device=IO
+T 50200 43675 5 10 1 1 180 6 1
+net=load_1b:1
}
C 51500 43900 1 0 1 io.sym
{
-T 51300 44500 5 10 0 0 0 6 1
-device=none
T 50600 44000 5 10 0 1 0 7 1
-value=IO
-T 50900 43950 5 10 1 1 0 6 1
-net=load_1a
+device=IO
+T 51000 43950 5 10 1 1 0 6 1
+net=load_1a:1
}
C 52700 49700 1 90 1 3.3V_motor.sym
{
{
T 52600 48800 5 10 0 0 180 0 1
device=OUTPUT
-T 51700 48950 5 10 1 1 0 0 1
-refdes=estop
+T 51600 48950 5 10 1 1 0 0 1
+net=estop:1
}
C 51900 48100 1 0 0 input.sym
{
T 51900 48400 5 10 0 0 0 0 1
device=INPUT
-T 51300 48150 5 10 1 1 0 0 1
-refdes=spin_pwm
+T 51200 48150 5 10 1 1 0 0 1
+net=spin_pwm:1
}
C 51900 48500 1 0 0 input.sym
{
T 51900 48800 5 10 0 0 0 0 1
device=INPUT
-T 51500 48550 5 10 1 1 0 0 1
-refdes=spin_dir
+T 51400 48550 5 10 1 1 0 0 1
+net=spin_dir:1
}
C 52400 49700 1 270 1 gnd.sym
C 54000 44600 1 90 1 Vs.sym
{
T 51900 48000 5 10 0 0 0 0 1
device=INPUT
-T 51150 47750 5 10 1 1 0 0 1
-refdes=spin_enable
+T 51050 47750 5 10 1 1 0 0 1
+net=spin_enable:1
}
C 52700 45800 1 0 0 connector10-2.sym
{
T 51900 46400 5 10 0 0 0 0 1
device=INPUT
T 52150 46250 5 10 1 1 180 0 1
-refdes=ready
+net=ready:1
}
C 51500 42800 1 0 0 connector4-2.sym
{
{
T 44100 48700 5 10 0 0 0 0 1
device=INPUT
-T 44600 48400 5 10 1 1 0 0 1
-refdes=rpi_serial_tx
+T 44550 48450 5 10 1 1 0 0 1
+net=rpi_serial_tx:1
}
C 42300 44400 1 0 0 nc.sym
{
{
T 44800 47900 5 10 0 0 180 0 1
device=OUTPUT
-T 45600 48200 5 10 1 1 180 0 1
-refdes=rpi_serial_rx
+T 45700 48200 5 10 1 1 180 0 1
+net=rpi_serial_rx:1
}
C 44800 43000 1 180 0 input.sym
{
T 44800 42700 5 10 0 0 180 0 1
device=OUTPUT
-T 45700 43000 5 10 1 1 180 0 1
-refdes=rpi_serial_cts
+T 45800 43000 5 10 1 1 180 0 1
+net=rpi_serial_cts:1
}
C 42300 46800 1 0 0 nc.sym
{
footprint=QSOP16
T 51695 43300 5 8 1 1 0 0 1
refdes=U4
-T 50700 43200 5 10 1 1 0 0 1
+T 51400 43000 5 10 0 1 0 0 1
device=MAX14850
}
N 50600 45100 50600 44700 4
{
T 49900 44700 5 10 0 0 0 0 1
device=INPUT
-T 49150 44400 5 10 1 1 0 0 1
-refdes=rpi_serial_tx
+T 49000 44400 5 10 1 1 0 0 1
+net=rpi_serial_tx:1
}
C 53900 44000 1 0 1 input.sym
{
T 53900 44300 5 10 0 0 0 6 1
device=INPUT
-T 54325 44000 5 10 1 1 0 6 1
-refdes=serial_tx
+T 54475 44000 5 10 1 1 0 6 1
+net=serial_tx:1
}
C 49900 44200 1 0 0 input.sym
{
T 49900 44500 5 10 0 0 0 0 1
device=INPUT
-T 49050 44200 5 10 1 1 0 0 1
-refdes=rpi_serial_rts
+T 48950 44200 5 10 1 1 0 0 1
+net=rpi_serial_rts:1
}
C 53100 44400 1 0 0 output.sym
{
T 53200 44700 5 10 0 0 0 0 1
device=OUTPUT
T 53650 44400 5 10 1 1 0 0 1
-refdes=serial_rx
+net=serial_rx:1
}
C 53100 44200 1 0 0 output.sym
{
T 53200 44500 5 10 0 0 0 0 1
device=OUTPUT
T 53650 44200 5 10 1 1 0 0 1
-refdes=serial_cts
+net=serial_cts:1
}
C 50700 44000 1 0 1 output.sym
{
T 50600 44300 5 10 0 0 0 6 1
device=OUTPUT
T 50150 44000 5 10 1 1 0 6 1
-refdes=rpi_serial_rx
+net=rpi_serial_rx:1
}
C 50400 45100 1 0 0 3.3V-plus-1.sym
C 50700 43800 1 0 1 output.sym
T 50600 44100 5 10 0 0 0 6 1
device=OUTPUT
T 50150 43800 5 10 1 1 0 6 1
-refdes=rpi_serial_cts
+net=rpi_serial_cts:1
}
C 52900 45100 1 0 0 3.3V_motor.sym
{
{
T 53900 44100 5 10 0 0 0 6 1
device=INPUT
-T 54400 43800 5 10 1 1 0 6 1
-refdes=serial_rts
+T 54550 43800 5 10 1 1 0 6 1
+net=serial_rts:1
}
C 47800 43400 1 0 0 input.sym
{
T 47800 43700 5 10 0 0 0 0 1
device=OUTPUT
-T 47300 43400 5 10 1 1 0 0 1
-refdes=rpi_reset
+T 47200 43450 5 10 1 1 0 0 1
+net=rpi_reset:1
}
C 54900 43400 1 0 0 output.sym
{
T 55000 43700 5 10 0 0 0 0 1
device=OUTPUT
T 55450 43425 5 10 1 1 0 0 1
-refdes=reset
+net=reset:1
}
C 42600 46300 1 90 0 3.3V-plus-1.sym
C 42600 49500 1 90 0 3.3V-plus-1.sym
{
T 42500 47900 5 10 0 0 0 6 1
device=INPUT
-T 41000 47600 5 10 1 1 0 0 1
-refdes=rpi_serial_rts
-}
-C 42600 49400 1 180 0 io.sym
-{
-T 42400 48800 5 10 0 0 180 0 1
-device=none
-T 42000 49300 5 10 1 1 180 1 1
-value=rpi_boot
+T 40900 47600 5 10 1 1 0 0 1
+net=rpi_serial_rts:1
}
C 42600 48800 1 0 1 output.sym
{
T 42500 49100 5 10 0 0 0 6 1
device=OUTPUT
-T 41300 48800 5 10 1 1 0 0 1
-refdes=rpi_reset
+T 41200 48850 5 10 1 1 0 0 1
+net=rpi_reset:1
}
C 44300 43600 1 0 1 nc.sym
{
{
T 51300 48900 5 10 0 0 0 0 1
device=INPUT
-T 50550 48650 5 10 1 1 0 0 1
-refdes=rpi_serial_tx
+T 50450 48650 5 10 1 1 0 0 1
+net=rpi_serial_tx:1
}
C 52100 47800 1 0 1 output.sym
{
T 52000 48100 5 10 0 0 0 6 1
device=OUTPUT
-T 51500 47800 5 10 1 1 0 6 1
-refdes=rpi_serial_rx
+T 51600 47800 5 10 1 1 0 6 1
+net=rpi_serial_rx:1
}
C 51300 47400 1 0 0 input.sym
{
T 51300 47700 5 10 0 0 0 0 1
device=INPUT
-T 50450 47400 5 10 1 1 0 0 1
-refdes=rpi_serial_rts
+T 50350 47400 5 10 1 1 0 0 1
+net=rpi_serial_rts:1
}
C 52100 49400 1 0 1 output.sym
{
T 52000 49700 5 10 0 0 0 6 1
device=OUTPUT
-T 51500 49400 5 10 1 1 0 6 1
-refdes=rpi_serial_cts
+T 51600 49400 5 10 1 1 0 6 1
+net=rpi_serial_cts:1
}
N 54900 43500 53100 43500 4
N 54900 43700 53100 43700 4
{
T 47800 43900 5 10 0 0 0 0 1
device=INPUT
-T 47300 43600 5 10 1 1 0 0 1
-refdes=rpi_boot
+T 47250 43650 5 10 1 1 0 0 1
+net=rpi_boot:1
}
C 54900 43600 1 0 0 output.sym
{
T 55000 43900 5 10 0 0 0 0 1
device=OUTPUT
T 55450 43625 5 10 1 1 0 0 1
-refdes=boot
+net=boot:1
}
N 48600 43500 50700 43500 4
N 48600 43700 50700 43700 4
C 54200 45000 1 90 0 gnd.sym
C 42300 45000 1 270 0 iso_gnd.sym
C 42300 48200 1 270 0 iso_gnd.sym
+C 42600 49200 1 0 1 output.sym
+{
+T 42500 49500 5 10 0 0 0 6 1
+device=OUTPUT
+T 41250 49250 5 10 1 1 0 0 1
+net=rpi_boot:1
+}
L 200 150 150 100 3 0 0 0 -1 -1
L 200 150 450 150 3 0 0 0 -1 -1
L 200 50 450 50 3 0 0 0 -1 -1
-T 500 50 5 10 1 1 0 0 1
-net=IO:1
T 200 600 5 10 0 0 0 0 1
device=none
T 200 700 5 10 0 0 0 0 1